

I/OB-1

SERIAL/PARALLEL INTERFACE BOARD

©

1980, WAMECO INC.

SYSTEM COMPATABILITY

S-100 (Altair₁ , IMSAI₂ , etc.) bus compatible.

I/O PORTS

Two parallel I/O ports with full handshaking status.

One port is designated as an output port, the other as an input port.

Each Status or handshake signal polarity can be reversed.

Status of ports may be polled or connected to an interrupt vector, all ports have interrupt capability.

The INTEL₃ 8255A Programmable Peripheral Interface and 8251 Universal Synchronous/Asynchronous Receiver/Transmitter is used.

One serial I/O port with crystal control selectable 110, and 75 to 96 baud rate.

The serial port may be used as a 300 baud Kansas City Standard cassette or a communications interface.

The communications interface can be configured as an EIA RS-232, TTL, or 20ma current loop signal.

BOARD ADDRESSING

The I/O ports use six I/O port locations which may be assigned any one of 32 starting location boundaries.

- 1-Trademark of Altair Inc. 2-Trademark of IMS Associates Inc.
3-Trademark of INTEL Inc.

PARTS LIST

QUANTITY	Part Schematic Name	PART TYPE
2	C26,C39	10uf (minimum) 25V (minimum)
3	C19,C20,C27	10uf (minimum) 16V (minimum)
2	C1,C2	10uf (minimum) 8V (minimum)
31	C3-6,C9-15,C17,C18,C21-25, C28-30,C34,C36-38,C40-45	0.0uf 50V ceramic disc capacitor
3	C7,C32,C35	0.01uf 50V ceramic disc capacitor
1	C8	0.033uf 50V ceramic disc
1	C16	0.056uf 50V ceramic disc
2	C31,C33	27pf 50V ceramic disc
2	CR1,CR2	1N914,1N4148 diode
1	J1	40 pin connector (APP-923875)
2	Q1,Q2	7805,340T-5 +5V regulator
1	Q3	7812,340T-12 +12V regulator
1	Q4	7912,320T-12 -12V regulator
1	Q5	2N2222 Transistor
26	R1-5,R9,R14,R20-24,R32-39, R44-48,R54	2.7K ohm 1/4W 5% resistor
1	R6	18K ohm 1/4W 5% resistor
2	R7,R13	4.7K ohm 1/4W 5% resistor
1	R8	2.2K ohm 1/4W 5% resistor
2	R10,R11	50K ohm potentiometer
2	R12,R29	47K ohm 1/4W 5% resistor
2	R15,R19	100 ohm 1/4W 5% resistor
2	R16,R43	270 ohm 1/4W 5% resistor
0	R17	not used
1	R18	33K ohm 1/4W 5% resistor
1	R25	3.3K ohm 1/4W 5% resistor
3	R26,R30,R51	1K ohm 1/4W 5% resistor
1	R27	27K ohm 1/4W 5% resistor
1	R28	10K ohm 1/4W 5% resistor
4	R31,R49,R50,R52	470 ohm 1/4W 5% resistor
1	R40	1.2K ohm 1/4W 5% resistor
2	R41,R42	560 ohm 1/4W 5% resistor
5	SW1-SW5	8 position DIP switch
1	Y1	4.916 MHz crystal
4		TO220 heat sinks (AHAM 361 or equivalent)
4		sets 6-32 x 3/8" machine screws, nuts and lock washers
3	U1,U6,U11	74LS163
1	U2	74LS74
1	U3	CD4046A
1	U4	75154
1	U5	LM324
1	U7	74LS51
3	U8,U9,U17	74LS04
1	U10	LM339
1	U12	74LS93
1	U13	7486
1	U14	8255
1	U15	75150
2	U16,U26	74LS367

QUANTITY	Part Schematic Name	PART TYPE
1	U18	74LS21
1	U19	74121
1	U20	7438
1	U21	8251
1	U22	DM8131
1	U23	74LS145
2	U24, U25	8216
1		8 pin socket
12		14 pin sockets
11		16 pin sockets
1		28 pin socket
1		40 pin socket

Tools and Supplies Needed for Construction of IOB-1

- 1 Multimeter
- 1 25 Watt fine tip soldering iron
- 1 bottle flux cleaner
- 1 pair needle nose pliers
- 1 XACTO knife
- 1 pair diagonal cutting pliers
- 1 bottle rosin soldering flux
- 1 roll solder (rosin core .031" or .040" diameter)
- 1 roll solder wick
- 1 magnifying glass
- 1 strong light
- 1 oscilloscope

I. Assemble of IOB-1

- I-1 Before placing any parts on the board, check the board for any hairline shorts (slivers). All boards have been checked at least three times before shipping. Still, it's a good idea to check any board you buy.
- I-2 Using a strong light and a magnifying glass, very carefully check all leads on the top of the board (this is the side marked "COMPONENT SIDE"). If any slivers are found, carefully cut and scrape them with an XACTO knife. The underside of the board will be checked after assembly.
- I-3 Place all of the 8, 14, 16, 28 and 40 pin sockets in their positions on the top (component) side of the board.

CAUTION

DO NOT PUT SOCKETS IN THE POSITIONS OF THE FIVE (S1-S5) EIGHT POSITION DIP SWITCHES. THESE SWITCHES MUST NOT BE SOCKETED SINCE THEY WILL NOT STAY IN A SOCKET WHEN THE BOARD IS IN USE.




Figure 1. Parts Placement Drawing

- I-5 Bend the leads on R1-5, R9, R14, R20-24, R32-39, R44-48 (2.7K ohm red, violet, red) and place in board. Check part placement drawing (figure 1) for correct locations. Bend the leads on the underside of the board to retain them in place until they are soldered. Turn the board over and solder all the resistors. Clip the leads of the resistors flush with the underside of the board with the diagonal pliers.
- I-6 Bend the leads on R6 (18K ohm brown, gray, orange), R7, R13 (4.7K ohm yellow, violet, red), R8 (22K ohm red, red, orange), R12, R29 (47K ohm yellow, violet, orange), R15, R19 (100 ohm brown, black, brown), R16, R43 (270 ohm red, violet, brown), and R18 (33K ohm orange, orange orange) and place in board. Check parts placement drawing (figure 1) for correct locations. Bend the leads on the underside of the board to retain them in place until they are soldered. Turn the board over and solder all the resistors. Clip the leads of the resistors flush with the underside of the board with the diagonal pliers.
- I-7 Bend the leads on R25 (3.3K orange, orange, red), R26, R30, R51 (1K ohm brown, black, red), R27 (27K ohm red, violet, orange), R28 (10K ohm brown, black, orange), R31, R49, R50, R52 (470 ohm yellow, violet, brown), R40 (1.2K ohm brown, red, red), and R41, R42 (560 ohm green, blue, brown) and place in board. Check parts placement drawing (figure 1) for correct locations. Bend the leads on the resistors on the underside of the board to retain them in place until they are soldered. Turn the board over and solder all the resistors. Clip the leads of the resistors flush with the underside of the board with the diagonal pliers.
- I-8 Place R10 and R11 (50K ohm potentiometers) in position. Ensure screw adjustment is toward top (edge opposite gold fingers) of board. Solder in place.
- I-9 Place SW1-SW5 (eight position DIP switch) in position. Ensure ON position is toward the top of the board. Bend several pins on each end of each switch on the underside of the board to retain them in place until they are soldered. Turn the board over and solder the switches in position.
- I-10 Place Y1 (4.916 MHz crystal) in place. Bend the leads on the underside of the board to retain it in place until it is soldered. Turn the board and solder the crystal. Cut the leads flush with the underside of the board with the diagonal pliers.
- I-11 Place Q5 (2N2222) in position. Ensure that flat side of Q5 faces toward the bottom edge of board (side with gold fingers). Bend the leads on the underside of the board to retain it in place until it is soldered. Turn the board over and solder the transistor. Cut the leads flush with the underside of the board with the diagonal pliers.
- I-12 Place CR1 and CR2 (1N4148/1N914) in position. Ensure polarity of diodes is correct (banded end of each faces toward left side of

board). Bend the leads on the underside of the board to retain them in place until they are soldered. Turn the board over and solder the diodes. Cut the leads flush with the underside of the board with the diagonal pliers.

- I-13 Place J1 (40 pin connector) in position. Ensure that connector faces toward the top of the board. Holding the connector in place, turn the board over. Rest the connector on a book and push down on the board. Tack the two end pins on each end of the connector. When the connector has been firmly tacked in place, finish soldering all the other pins on the connector.
- I-14 Bend the leads of C1, C2, C19, C20, C26, C27, C39 (10uf minimum, Tantalum/electrolytic capacitors) and place in position. Ensure polarity of the capacitors is correct (see figure 1). Bend the leads on the underside of the board to retain them in place until they are soldered. Turn the board over and rest the ends of the board on two books. Solder the leads and clip them flush with the underside of the board with the diagonal pliers.
- I-15 Bend the leads of C3-6, C9-15, C17, C18, C21-25, C28-30, C34, C36-38, C40-45 (0.1 uf disc) and place in position. Bend the leads on the underside of the board to retain them in place until they are soldered. Turn the board over and rest it on books as before. Solder the leads and clip them flush with the underside of the board with diagonal pliers.

CAUTION

CHECK DISC CAPACITORS FOR PROPER VALUE BEFORE INSERTING IN BOARD. ENSURE 0.01 UF AND 0.1 UF DISC CAPACITORS ARE NOT INTERCHANGED.

- I-16 Bend the leads of C7, C32, C35 (0.01 uf disc) and place in position. Bend the leads on the underside of the board to retain them in place until they are soldered. Turn the board over and rest it on books as before. Solder the leads and clip them flush with the underside of the board with the diagonal pliers.
- I-17 Bend the leads of C8 (0.033 uf disc), C16 (0.056 uf disc) and C31, C32 (27pf disc) and place in position. Bend the leads on the underside of the board to retain them in place until they are soldered. Turn the board over and rest it on books as before. Solder the leads and clip them flush with the underside of the board with diagonal pliers.
- I-18 Before installing Q1, Q2, (+5 volt regulator), Q3 (+12 volt regulator), and Q4 (-12 volt regulator), it is recommended that they be tested for proper operation. Attach the test setup as shown in figure 6 for the positive voltage regulators and as shown in figure 7 for the negative voltage regulator.




FIGURE 6. TO220 (T PACKAGE) POSITIVE VOLTAGE REGULATOR TEST SETUP




FIGURE 7. TO220 (T PACKAGE) NEGATIVE VOLTAGE REGULATOR TEST SETUP

Place the multimeter in a DC range that will allow a minimum of 5 volts over the regulator voltage being tested to be displayed. The input voltage has to be a minimum 2 volts more positive than the regulated voltage for a positive regulator and 2 volts more negative for a negative regulator before proper regulation will take place. If the power supply has a voltmeter, observe the input voltage on it during the test. If the power supply does not have a voltmeter, switch the meter lead between the output and input leads of the regulator during the test. This will allow both voltages to be monitored.

- I-19 Slowly increase the input voltage and observe the output voltage. When the input voltage is between 2.0 and 2.5 volts more positive for positive regulators and more negative for negative regulators than the rated regulator voltage, the regulator should have an output voltage .2 volts of its rated voltage. It is possible that a regulator will be slightly out of tolerance because of no load on the output. If this occurs, attach a 1K ohm $\frac{1}{4}$ W resistor between the output and ground. If the regulator is still out of tolerance reject it. Replace any regulator that does not meet the specified voltage.
- I-20 When the regulators have been tested as outlined above, place the regulators on the board so that the mounting hole on the regulator lines up with the corresponding hole on the IOB-1. Ensure that

each regulator is placed in the proper place (see figure 1). Note where the leads of each regulator pass over the connection holes on the IOB-1. Bend the leads of each regulator so that the leads can be inserted into the proper holes. Mount the regulators on the board with a heatsink between the regulator and the board. Fasten the heatsink and regulator to the board fingertight using a 6-32 x 3/8" machine nut and screw. Solder the leads of the regulators in place.

- I-21 Remove the nuts and screws from the regulators. Bend the regulators upward and remove the heatsinks. Place a moderate amount of silicone thermal compound on the underside of the regulator and heatsink with a Q tip cotton swab. Coat the areas with an even coating. Reinstall the heatsinks and screw. Install a lock washer on the screw before putting the nut on. Tighten the nuts down securely.
- I-22 Clean off the flux on the board with flux cleaner.

II Inspection and Testing

- II-1 Use a bright light and magnifying glass to inspect all the traces on the underside of the board. If any slivers are found, cut and scrape them with the XACTO knife. Use the solderwick and soldering iron to remove any solder bridges found. Cover the solder bridge with flux and place a clean piece of solderwick on top of the bridge. Place a soldering iron on top of the solder wick and hold until solder is seen flowing up into the solderwick. Remove the iron and wick. Check to see if the bridge has been completely removed. If not, repeat the process until the bridge has been removed. Clean the flux off the board with flux cleaner.


NOTE

AT THIS TIME NO IC'S HAVE BEEN INSTALLED ON THE BOARD.
DO NOT INSTALL IC'S ON THE BOARD UNTIL CALLED FOR IN
THE CHECKOUT PROCEDURE.

- II-2 Place all switches of SW1-SW5 dip switches in the OFF position. Place the multimeter in the R x 1 scale. Place one probe on the gold finger for pin 1. Place the other probe on all the other fingers sequentially to check for shorts. Repeat this procedure for each pin. There should be only two sets of pins that are shorted; 1 to 51 and 50 to 100. If any other pair of pins, use a strong light and magnifying glass to locate the solder bridge or sliver causing the short. When the short has been located, correct it as outlined above in II-1.

WARNING

DO NOT INSTALL OR REMOVE ANY BOARD IN COMPUTER WITH
POWER ON. DAMAGE TO BOARDS AND COMPUTER MAY RESULT.



COMP SIDE

Figure 3. Component Side of IOB-1




Figure 4. Trace Side of IOB-1

- II-3 Ensure computer is OFF. Plug the IOB-1 into the motherboard. Check that the IOB-1 is correctly plugged in and the board is fully seated in the connector. Turn computer power ON and check the outputs of all four regulators on the IOB-1. If any regulator does not have a correct output, turn computer power OFF and replace the defective regulator. Repeat II-3 until all regulator voltages are good. If voltages are good, turn computer power OFF and remove the IOB-1 from the motherboard.
- II-4 Install all IC's on the IOB-1. Check the parts placement drawing (see figure 1) for proper location and correct polarity of IC's.

CAUTION

ENSURE ALL IC'S ARE INSTALLED CORRECTLY. INCORRECT POLARIZATION OF AN IC WILL RESULT IN DAMAGE TO THE IC AND WILL CAUSE SUBSEQUENT TROUBLES TO APPEAR ON THE BOARD.

III Discussion of 8255, 8251 and IOB-1 Design

- III-1 The 8255 has 24 I/O pins which are broken into two groups of 12. These can be used in three major modes of operation (0, 1, 2). Mode 0: Each group of 12 can be programmed in sets of four pins to be input or output. Mode 1: Each group of 12 will have eight lines which can be programmed for input or output, three of remaining four pins are used for handshaking and interrupt. Mode 2: A bidirectional bus mode which uses eight lines for a bidirectional bus, five lines (one borrowed from the other group) are used for handshaking.
- III-2 The IOB-1 uses only Mode 1 operation of the 8255. One port is input eight bit parallel and the other is output eight bit parallel.
- III-3 The 8251 USART is used by the CPU as a peripheral device operating with almost any serial data transmission technique. The USART accepts parallel data characters from the CPU and converts them to continuous serial output. Serial input from an external source is converted to parallel data for the CPU. The USART signals the CPU whenever it has received a character from the outside or is ready to accept another character from the CPU. USART status including data transmission errors and control signals can be used by the CPU at any time. The 8251 will perform Synchronous or Asynchronous operation.
- III-4 The IOB-1 uses the 8251 in Asynchronous mode of operation.
- III-5 The IOB-1 has five 8 position DIP switches. The assignment of usage for each switch is given in Table A.

SWITCH	USAGE
1,2	Serial I/O Baud Rate Settings
3	I/O and Clock Input Selection
4	Vectored Interrupt Selection
5	I/O Address and Mode Setting Selection

Table A. Switch Usage Assignment

NOTE

ALL SWITCHES ARE CONFIGURED FOR ON = \emptyset (logic low)
OFF = 1 (logic high). SEE FIGURE BELOW.




Figure 2. Switch Layout

III-6 The 8251 is used in the IOB-1 as an Asynchronous serial port controller. There are three words that the 8251 uses: The Mode Instruction word, the Command Instruction word and the Status Read word. Two are output to the 8251 by the CPU, the other is requested by the CPU from the 8251.

FORMAT: Mode Instruction - Sent by CPU as first word after internal reset. Determines functional definition of 8251.

FC		PC		CL		BRF	
D7	D6	D5	D4	D3	D2	D1	D \emptyset

BITS AFFECTED	FIELD	EXPLANATION
D0, D1	BRF	Baud Rate Factor 00=SYN mode (illegal for IOB-1) 01=ASYN X 1 10=ASYN X 16 (use this for IOB-1) 11=ASYN X 64
D2, D3	CL	Character Length 00=5 Bits 01=6 Bits 10=7 Bits (normal ASCII) 11=8 Bits
D4, D5	PC	Parity Control 00=No Parity 01=Odd Parity 10=No Parity 11=Even Parity
D6, D7	FC	Framing Control (number of Stop Bits) 00=Not Valid 01=1 Stop Bit 10=1½ Stop Bits 11=2 Stop Bits

TABLE B. Serial Mode Instruction Word Format

FORMAT: Command Instruction - Sent by CPU as second word after internal reset. Controls actual operation of the selected format.

EH	IR	RTS	ER	SBRK	RxE	DTR	TxE
D7	D6	D5	D4	D3	D2	D1	D0

BITS AFFECTED	FIELD	EXPLANATION
D0	TxE	Transmit Enable 0=Enable 1=Disable
D1	DTR	Data Terminal Relay 1=Forces DTR Output to Zero
D2	RxE	Receive Enable 0=Enable 1=Disable

BITS AFFECTED	FIELD	EXPLANATION
D3	SBRK	Send Break Character 0=Normal Operation 1=Forces TxD "Low"
D4	ER	Error Reset 1=Reset Error Flags PF,OE,FE (see Status Read definitions)
D5	RTS	Request To Send 1=Forces RTS Output to Zero
D6	IR	Internal Reset 1>Returns 8251 to Mode Instruction Format
D7	EH	Enter Hunt Mode 0=Used for IOB-1 1=Enable Search for Synch Characters (Illegal for IOB-1)

TABLE C. Serial Command Instruction Word Format

FORMAT: Status Read - Sent by 8251 upon request by CPU (see Port 6 on SW5). Gives Status of the device to ascertain if errors have occurred or other condition that requires the processors attention.

BITS AFFECTED	FIELD	EXPLANATION
D0	TxRDY	Transmitter Relay - This flag indicates that the 8251 is ready to receive a Data Character or command. The flag can only be asserted if TxEN is set. TxRDY is reset when the 8251 receives the character from the CPU.
D1	RxRDY	Receiver Ready - This flag indicates that the 8251 has received a character on its serial input and is ready to transfer it to the system CPU. The flag can only be asserted if RxEN is set. RxRDY is reset when the character is read by the CPU.
D2	TxE	Transmitter Empty - This flag is set when the parallel to serial converter is empty (Data has been sent).

Status Read cont.

BITS AFFECTED	FIELD	EXPLANATION
D3	PE	Parity Error - This flag is set when a parity error has been detected by the 8251. PE will not inhibit operation of the 8251. This bit is reset by the command instruction bit ER.
D4	OE	Overrun Error - This flag is set when the system CPU does not read a character before the next one becomes available to the 8251. OE does not inhibit the operation of the 8251, but the overrun (older) bit is lost. This bit is reset by the command instruction bit ER.
D5	FE	Framing Error - This flag is set when a valid stop bit is not detected at the end of every character. FE does not inhibit the operation of the 8251. This bit is reset by the command instruction bit ER.
D6	SYNDET	Synch Detect - Used in synchronous mode only. Does not apply to IOB-1.
D7	DSR	Data Set Relay - A general purpose input signal which can be read by the system computer. It indicates that the DSR is at a zero level.

TABLE D. Serial Status Read Format

III-7 There are three switches used with the 8251: SW1, SW2 and SW3. SW1 and SW2 are used to select the serial I/O baud rate (see Table E). SW3 is used to select the type of interface (RS-232, TTL, Current Loop or Cassette) that is required by the selected peripheral (see Table F).

Baud Rate	Switch #	SW1						SW2							
		1,2	3	4	5	6	7,8	1	2	3	4	5	6	7	8
75	N	on	on	on	on	on	N	on	on	on	on	on	on	on	on
110	O	off	on	on	off	on	O	off	on	on	on	on	on	off	off
150	T	on	on	on	on	off	T	on	on	on	on	on	on	on	off
300		on	on	off	off	off		on	on	on	on	on	on	on	off
600	U	on	off	off	off	off	U	on	on	on	on	on	on	on	off
1200	S	off	off	off	off	off	S	on	on	on	on	on	on	on	off
2400	E	off	off	off	off	off	E	on	on	on	off	on	on	on	off
4800	D	off	off	off	off	off	D	on	on	off	off	on	on	on	off
9600		off	off	off	off	off		on	off	off	off	on	on	on	off

TABLE E. Serial I/O Baud Rate Switch Settings

NOTE

ALL SWITCHES ARE CONFIGURED FOR ON = \emptyset (LOGIC LOW)
OFF = 1 (LOGIC HIGH). SEE FIGURE 2.

USAGE	C/C		TOI				NOT USED	
Switch #	1	2	3	4	5	6	7	8

SWITCH #	USAGE	EXPLANATION
1,2	C/C	Communication/Cassette $\emptyset 1$ = All Synch communication except cassette $1\emptyset$ = Cassette Operation
3-6	TOI	Type of Interface $111\emptyset$ = RS-232 $11\emptyset 1$ = Current Loop $1\emptyset 11$ = TTL $\emptyset 111$ = Cassette

TABLE F. Serial Type of Interface

NOTE

FOR CASSETTE OPERATION, 300 BAUD SHOULD BE SELECTED ON SW1 AND SW2. THERE ARE NO RESTRICTIONS ON CLOCK RATE FOR ANY OTHER SERIAL COMMUNICATION.

- III-8 The peripheral connector (J1) should have the type of interface desired connected to the pins as shown in Table G.

TYPE OF INTERFACE DESIRED	J1 PINS	
	input	output
RS-232	5,6	7,8
Current Loop	13,14	15,16
TTL	9,10	11,12
Cassette	1,2	3,4

TABLE G. J1 Desired Interface Connections

III-9 The 8255 is used in the IOB-1 as a dual eight bit parallel port controller. One port (port A) is used as an output port, a second port (port B) is used as an input port. A third port (port C) is used for handshaking and status for ports A and B. The 8255 uses an eight bit mode control word to program its mode selections, A and B port definitions and C port setup (see Table H). Any of the eight bits of port C can be Set or Reset using a single Output instruction to that port's address using the Bit Set/Reset format shown in Table I. The status register of the 8255 can be read at any time by performing a Read operation of the C port address. The meanings of the status bits are shown in Table J.

FORMAT: Mode control word - sent by CPU determines functional definition of 8255.

MSF	MSA	PA	PCA	MSB	PB	PCB
D7	D6 D5	D4	D3	D2	D1	D0

BITS AFFECTED	FIELD	EXPLANATION
D0	PCB	Port C (lower) Group B 0 = Output 1 = Input - used for IOB-1
D1	PB	Port B 0 = Output 1 = Input - used for IOB-1
D2	MSB	Mode Selection Group B 0 = Mode 0 1 = Mode 1 - used for IOB-1
D3	PCA	Port C (upper) Group A 0 = Output - used for IOB-1 1 = Input
D4	PA	Port A 0 = Output - used for IOB-1 1 = Input
D5,D6	MSA	Mode Selection Group A 00 = Mode 0 01 = Mode 1 - used for IOB-1 1X = Mode 2
D7	MSF	Mode Set Flag 0 = Inactive 1 = Active - used for IOB-1

TABLE H. Parallel Mode Control Word Format

NOTE

AS SHOWN ABOVE, THE CONTROLL WORD FOR THE IOB-1 IS 10100111.

FORMAT: Set/Reset Word - any status of flag bit may be individually Set or Reset by sending a mode controll word with the data bit D7 set to 0.

CB	0	0	0	PB			SB
D7	D6	D5	D4	D3	D2	D1	D0

BITS AFFECTED	FIELD	EXPLANATION
D0	SB	Selection of Bit Value 0 = Set Selected Bit to Zero 1 = Set Selected Bit to One
D1,D2,D3	PB	Bit to be Programmed 000 = Bit 0 001 = Bit 1 (IOB-1 \overline{IBF}_B) 010 = Bit 2 (IOB-1 \overline{STB}_B) 011 = Bit 3 100 = Bit 4 101 = Bit 5 110 = Bit 6 (IOB-1 \overline{ACK}_A) 111 = Bit 7 (IOB-1 \overline{OBF}_A)
D4,D5,D6	000	For IOB-1 usage this filed must be set to all Zeros
D7	CB	Set/Reset Bit Selection - this bit must be set to zero to enable Set/Reset bit selection

TABLE I. Parallel Set/Reset Bit Word Format

FORMAT: Parallel Status Read - sent by 8255 when address read instruction is made by CPU. The address read will be the selectable address boundry + 101 (see Table J).

BITS AFFECTED	USAGE	EXPLANATION	JUMPER PAIR TO USE TO INVERT
D0	x	Don't care, not used	
D1	$\overline{\text{IBF}}_B$	This line is sent to an external device to acknowledge the fact that data has been received by the 8255. It is an active high signal. It is reset as soon as the CPU (8080) has read the data from the 8255.	5,6
D2	$\overline{\text{STB}}_B$	This line is used by an external device to strobe data into the input port of the 8255. This is an active low signal.	1,2
D3,4,5	x	Don't care, not used	
D6	$\overline{\text{ACK}}_A$	This line is sent from a peripheral device to acknowledge the fact that it has taken the data from 8255. This is an active low signal. It also Resets $\overline{\text{OBF}}_A$.	3,4
D7	$\overline{\text{OBF}}_A$	This line is sent to an external device to indicate that the CPU (8080) has loaded data to the 8255 and is available. This is an active low signal and is set by a CPU output to the 8255 data out port. It is set by $\overline{\text{ACK}}_A$.	7,8

TABLE J. Parallel Status Read Word Format

III-10 The IOB-1 has the capability of two different vectored interrupt priorities being assigned to each series and parallel port. If no vectored capability is desired, all switches on SW4 would be placed OFF. If no $\overline{\text{PINT}}$ is desired (polled interrupt is desired), lift pin 13 of U16 or pin 6 of U18. The IOB-1 will then not generate an interrupt but the board can be polled to see if any data has been received.

USAGE	S07	S06	SI5	S14	PA03	PA02	PBI1	PBI0
SWITCH #	1	2	3	4	5	6	7	8

SWITCH #	USAGE	EXPLANATION
1	S07	Serial Output - Priority Seven
2	S06	Serial Output - Priority Six
3	SI5	Serial Input - Priority Five
4	SI4	Serial Input - Priority Four
5	PA03	Parallel Output Port A - Priority three
6	PA02	Parallel Output Port A - Priority two
7	PBI1	Parallel Input Port B - Priority one
8	PBI0	Parallel Input Port B - Priority zero
<p style="text-align: center;">NOTE</p> <p>Each dual priority selection for a particular input or output type (I.E.: S07,S06,SI5,SI4,PA03,PA02,PBI1,PBI0) is tied together on the board side of SW4 (see Figure 5, IOB-1 Schematic). Only one priority should be assigned to each type input or output since the board cannot tell the difference.</p>		

TABLE K. Priority Interrupt Assignment Table for SW4

III-11 The IOB-1 has its address boundaries and mode selection set by SW5. The first five switches (1-5) set the choice of one of 32 address boundaries that the IOB-1 can use. The last three (6-8) give the mode that the IOB-1 will be addressing. For example, if you wish to send parallel data out, it would be sent to XXXXX000; if you want to receive serial data from a peripheral, the CPU would address XXXXX100.

ADDRESS BIT	NOT USED			A11	A12	A13	A14	A15
SWITCH #	1	2	3	4	5	6	7	8

SWITCH #	ADDRESS BIT	EXPLANATION
4-8	A11-A15	Selectable Address Boundry - This allows for any one of 32 boundries to be selected. Each boundry is the starting address location of eight addresses, six of which are used.
	A10-A8	Selectable Mode Address - This allows the selection of the address location of the mode type (data or status) for I/O usage.

Address Boundries and Mode Selection cont.

SWITCH #	ADDRESS BIT	EXPLANATION
		<p>000 = parallel data port A; data out</p> <p>001 = parallel data port B; data in</p> <p>010 = parallel data ports A and B; status on input set flags on output</p> <p>011 = Parallel data ports A and B; mode control on output</p> <p>100 = serial data port; data in and out</p> <p>101 = serial data port; status on input control on output</p> <p>110 = not used</p> <p>111 = not used</p>

TABLE L. I/O Address And Mode Setting Selection SW5

IV CASSETTE TIMING SETUP

- IV-1 For proper operation of the Kansas City Standard Interface, two pots (R10 and R11) must be adjusted.
- IV-2 Configure the IOB-1 for 300 baud cassette operation.
- IV-3 Output to the cassette for 10 to 15 minutes the letter uppercase U (ASCII code 55 Hex).
- IV-4 Input the cassette data just recorded (letter U) and adjust R10 and R11 for the correct waveforms.

TEST POINT	DATA BEING MONITORED	CORRECT INDICATION	ADJUSTMENT TO BE MADE
TP1	Cassette Data (Letter U)	Steady Signal	none
TP2	600Hz Square Wave, TTL level	Steady Signal	Adjust R11 until signal is steady
TP3	4800Hz Square Wave, TTL level	proper frequency and symmetrical waveform	Adjust R10

TABLE M. Cassette Pot Adjustments

ENGINEERING NOTES

The IOB-1 parallel ports are configured normally as a single output and single input port with the proper "handshaking" signals. However, additional configurations are possible b at the inconvenience of missing handshake and status signals. The impact of the missing signals may be minimized through judicious programming of the 8255A. The following data lists the possible combinations of input/output configurations:

<u>Port A</u>	<u>Port B</u>	<u>Port C</u>	<u>Comment</u>
Output	Input	Status & STB: for both A&B	Normal configuration of IOB-1. Control Port Data = A6
Output	Output	Status & STB: Use \overline{OBF}_A , \overline{ACK}_A	16 Bit output transfer output Port "B" first then Port "A". Control Port Data = A0.
Input	Input	Status & STB: use \overline{STB}_B , \overline{IBF}_B	16 bit input transfer input Port "A" first then Port "B". Control Port Data = B6

The above data is valid for Mode 1 operation of the INTEL 8255A with port "C" not being used. It should be noted that there is only one set of handshake signals available when ports "A" and "B" are configured as both output or both input ports.

ENGINEERING NOTES

The following programs are test routines to verify the proper operation at the IOB-1 data ports. The programs assume that a front panel with port "FF" input/output port is available. Also, switches 4,5,6,7, and 8 are "CLOSED" on SW5.

<u>Location</u>	<u>Data</u>	<u>Assembler</u>	<u>Comment</u>
00	3E	MVI,A	;This routine teste the output
01	A6	MODE	;of the 8255A. Testing is ac-
02	D3	OUT	;complished by toggling data
03	03	Control port	;switches A8 through A15 and
04	DB	IN	;observing the appropriate
05	FF	Front Panel	;output line changing state
06	D3	OUT	;with an oscilloscope or
07	00	Port "A"	;voltmeter. The lines tested are
08	C3	JMP	;OUT 0 through OUT 7.
09	04	Lower	
A	00	Upper	

<u>Location</u>	<u>Data</u>	<u>Assembler</u>	<u>Comment</u>
00	3E	MVI,A	;This routine tests the input
01	A6	MODE	;of the 8255A. Testing is ac-
02	D3	OUT	;complished by connecting a
03	03	Contrl Port	;TTL signal to data lines
04	DB	IN	;IN 0 through IN 7. By changing the
05	01	Port "B"	;input to a high or low signal
06	D3	OUT	;the appropriate data bit should
07	FF	Front Panel	;toggle on the front panel
08	C3	JMP	;display port (FF _H).
09	04	Lower	
A	00	Upper	

ENGINEERING NOTES

Cassette Alignment Procedure

1. Place the IOB-1 on an extender board. Insure that the board is properly aligned to the mating extender board connector.
2. Input a 100mv (RMS) sinewave (or squarewave), 2400HZ, on Pin 1 of the I/O connector at the top right-hand side of the IOB-1. Don't forget to connect a ground to pin 2.
3. Adjust pot R11 until the signal at U9 pin 6 compares to the signal of U9 pin 5 as shown in figure 1.
4. Adjust pot R10 until the signal at TP3 compares to the signal at TP2 as shown in figure 1.




FIGURE 1

5. It may be necessary to readjust R10 slightly until there are no errors during data input from a cassette.

IOB-1 ERRATA

1. R54 on the soldermask is R53 in the parts list and schematic.
2. R17 is not used.
3. An extra inverter was added on the CL7 input, therefore U8 8,9 inverter must be jumpered out. This may be done by cutting the trace coming out of U8 pin 8 and adding a jumper between U8 pin 9 and SW3 pin 11.
4. R16 was inadvertently connected to -12V rather than +12V. This may be corrected easiest by putting R16 in so that the left side is in R16's left side (side close to U4) and the right side is in the right side of R17 (side close to U5). Then jumper the right side of R16 (that now is in U17's right side) to the +12V (pin 4 of U5).



21.

V General

- V-1 The WAMECO INC. product you have purchased is guaranteed for a period of ninety (90) days from date of purchase from your dealer against defects in manufacturing. Upon receipt of the defective board by WAMECO INC., prepaid freight or mailing, the board will be cheerfully replaced and the shipping charges incurred by you will be repaid. the guarantee is limited to replacement of the board with an equivalent board even though the board may be defective through negligence in manufacturing or through other other fault.
- V-2 For reference, front and rear trace layouts for the IOB-1 is shown in Figures 3 and 4.
- V-3 A detailed schematic of the IOB-1 is shown in Figure 5.
- V-4 A general discussion on soldering is given in Appendix A. We hope that you will read it before constructing the IOB-1.
- V-5 We sincerely hope that the IOB-1 will give you long and satisfactory service. If you have any problems with the IOB-1, or if you just want to comment on the board, please write to me personally.

Chuck Naegeli
President
WAMECO, INC.
P.O. Box 855
El Granada, CA 94018