Soldering PC Boards

I wo common causes of trouble with PC boards are bad solder joints or solder bridges. Usually, bad solder joints are caused by either a cold solder joint or contamination. A good solder joint is characterized by a bright shiny and smooth surface (see figure 1).





Figure 1. CROSS-SECTION OF A PC BOARD SHOWING GOOD AND BAD SOLDER CONNECTIONS

A cold solder joint is characterized by a dull surface and usually a lumpy or balled appearance. It takes practice and patience to obtain a good solder joint consistently. However, the first step is to apply flux to all connections before the solder. Second, heat the connection for a second or two with the soldering iron. Third, apply solder to the opposite side of the connection. Don't touch the solder to the iron. Flux has a "wetting" effect on solder which causes the solder to flow smoothly, completely filling the connection. If flux is not used or the metal around the connection is contaminated (dirty) it is almost impossible to have a good solder joint.

older bridges are usually caused by using a soldering iron tip that's too large, solder wire that's too large, or trying to rush the job. Use a small spade tip iron (see figure 2). Touch the connection with the flat side of the tip. After the flux bubbles, touch the solder to the opposite side of the connection. Again, don't touch the solder to the iron. The connection is hot enough to melt the solder causing it to flow around the connection. Do not use too much solder. Use a little and watch it flow. Solder is like spice for cooking, don't use too much.

Applying heat for extended periods will cause either or both of the following: the trace or pad will lift from the board or the board material will turn brown. Remove the iron before this happens. One hobbyist counts the bubbles that pop in the solder. He found seven to nine bubbles insured good solder flow without over heating.



The EPM-2 is a memory board designed to interface programmed 2708's or 2716's to the S-100 (WAMECO_{TM}) bus(see Tables I and II). Provisions have been made for multiple wait states, memory addressing options and phantom disable. Any multiple of one memory chip can be used in the board and the board start and stop address can be set in 4 K Byte boundaries anywhere in the 65 K Byte memory of your computer. If 4 K Bytes or less, the board can be configured to occupy only the amount of 4 K Bytes in the memory map of your computer. This selection can be increased by 4 K Byte increments until the full 16 K is selected for the 2708 configuration and 32 K for the 2716 configuration. The board is designed to use the single voltage 2716 memory chip.

Parts List

Schematic Identifier	Quantity	Part
C1, C11, C23, C24, C26, C27, C31	7	22 μ F 20V Tantalum capacitor
C2-C10, C12-C22, C25, C28, C29, C30	24	.1 μ F ceramic disc capacitors
R1-R14	14	2.7 K Ω 1/4 Watt carbon resistors
U1, U32	2	7805, 309T-5, 340T-5
U2, U31	2	74LS138
U3-U10, U14-U21	16	2708 or INTEL 2716
Ull	1	7812 or 340T-12
Ul2	1	7432
U13	1	74LS20
U22	1	7905 or LM320T-5
U23	1	8098 or 74368
U24	1	74LS74
U25, U26	2	7485
U27, U28, U30	3	8097 or 74367
U29	1	7404
S1, S2	2	8 position dip switches
	4	14 pin low profile sockets
	8	16 pin low profile sockets
	16	24 pin low profile sockets
	4	Aham #361 heat sinks
	23	l" jumper wires
	1	insulating washer

Tools or supplies needed to assemble and test EPM-2

```
1
       Q Tip cotton swab
1
       pair needle nose pliers
1
       pair diagonal cutting pliers
1
       bottle rosin flux
       tube silicone thermal compound
1
1
       jar solder cleaner
1
       roll solder wick
       Phillips screwdriver
1
       small adjustable wrench or socket to fit regulator nut
1
       roll (.031" or .040") SN60/40 rosin core solder
1
       25 to 40 W soldering iron with small spade tip
1
       strong light
1
       magnifying glass
       XACTO knife with number 16 blade
1
       multimeter with leads
       power supply with variable outputs
       computer w/RAM Memory board
```

1 2 3 4 5 6 7 8 9	+15V XRDY VIØ VI1 VI2 VI3 VI4 VI5	X X X X X X X	51 52 53 54 55 56 57 58 59 60	+5V -15V SSW DSB EXT CLR	A B C D E F H J K	X
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	VI7 STAT DISABLE CIC DISABLE UNPROTECT SS ADDR DSBL DO DSBL Ø2 Ø1 PHLDA PWAIT	X X X X X X X X	61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76	PHANTOM MWRITE PS PROTECT RUN PRDY PINT PHOLD PRESET PSYNC PWR PDBIN	M N P R S T U V W X Y Z a b c d e f h	X X X X X X X X X
	A4 A3 A15 A12 A9 D01 B D00 A10 B D04 D05 D06 D06 D12 D12 D13 D17 ASMI SOUT SINP SMEMR	X X X X X X X	79 80 81 82 83 84 85 86 87 88 99 91 92 93 94 95 96 97 98 99 100	AØ A1 A2 A6 A7 A8 A13 A14 A11 DO2 DO3 DO7 DI4 DI5 DI6 DI1 DIØ SINTA SWO SSTACK POC GND	j k l m n p r s t u v w x y AA AB AC AD AE AF	X X X X X X X
Pi	n MNEMONIC	Term.	Pin	MNFMONIC	Alter. pin desig.	Term.

Pin#	Mnemonic	Enabled State	Description
1	+8 Volts	NA	Unregulated +8 Volts DC. This voltage should not be
2	+16 Volts	NA	less than +8 or greater than +11 volts. Unregulated +16 Volts DC. This voltage should not be less than +16 or greater
3	XRDY	Low	than +20 Volts. Causes CPU to enter WAIT
4 5 6 7	VIO VII VI2 VI3	Low Low Low	state when enabled. Vectored Interrupt priority 0 Vectored Interrupt priority 1 Vectored Interrupt priority 2 Vectored Interrupt priority 3
8 9 10 11 12	<u>V14</u> <u>V15</u> <u>V16</u> V17	Low Low Low Low NA	Vectored Interrupt priority 4 Vectored Interrupt priority 5 Vectored Interrupt priority 6 Vectored Interrupt priority 7 Not used
13 14 15 16	 	NA NA NA NA	Not used Not used Not used Not used
17 18	STAT DISABLE	NA Low	Not used The eight status line buffers on the CPU board enter the high impedance state when enabled.
19	C/C DISABLE	Low	The six command/control line buffers on the CPU board enter the high impedance state when enabled.
20	UNPROTECT	High	Combined with address in an AND gate on a memory board which causes the PROTECT flip-flop to be cleared.
21	SS	High	Indicates the CPU is single stepping.
22	ADDR DSBL	Low	The 16 address line buffers on the CPU board enter the high impedance state when enabled.
23	DO DSBL	Low	The eight data-out lines on the CPU board enter the high impedance state when enabled.
24	Ø 2	High	Buffered TTL CPU phase 2 clock.
25	Ø 1	High	Buffered TTL CPU phase 1 clock.
26 27	PHLDA PWAIT	High High	CPU board "Hold Acknowledge" to HOLD-H input. CPU output showing a WAIT
-1	- 11444	Figure 3B.	state is occuring.

Pin#	Mnemonic	Enabled State	Description
28	PINTE	High	CPU output showing that
		-	Interrupts are enabled.
29	A5	High	Address Bit 5
30	A4	High	Address Bit 4
31	A3	High	Address Bit 3
32	A15	High	Address Bit 15
33	A12	High	Address Bit 12
34	A 9	High	Address Bit 9
35	DO1	High	CPU Data Out Bit 1
36	DO0	High	CPU Data Out Bit 0
37	A10	High	Address Bit 10
38	DO4	High	CPU Data Out Bit 4
39	DO5	High	CPU Data Out Bit 5
40	DO6	High	CPU Data Out Bit 6
41	D12	High	Data In Bit 2 to CPU
42	D12	High	Data In Bit 3 to CPU
	D17	High	Data In Bit 7 to CPU
43		High	CPU output indicating it is
44	SMl	111811	performing Fetch Instruction.
4.5	COLLE	Uiah	CPU output showing it is in an
45	SOUT	High	output cycle.
	CTNID	TT: -b	CPU output showing it is in an
46	SINP	High	input cycle.
	C) (D) (D	III ah	CPU status signal indicating
47	SMEMR	High	the current cycle is a Memory
			Read cycle.
		*** 1	CPU status signal indicating
48	SHLTA	High	the CPU is halted.
			A buffered 2 MHz clock for
49	CLOCK(2MH	z) Low	general use.
		DIA	Ground (common)
50	GND	NA	(Same as pin 1)
51	+8 Volts	NA	Unregulated-16 Volts DC.
52	-16 Volts	NA	This voltage should not be
			greater than -16 or less than
			-20 Volts.
			Sense Switch Disable disables
53	SSW DSB	Low	CPU board data input buffers
			so that CPU can read sense
			switches.
54	EXT CLR	Low	Front panel generated I/O
			clear signal.
55		NA	Not used
56		NA	Not used
57		NA	Not used
58		NA	Not used
59		NA	Not used
60		NA	Not used
61		NA	Not used
62		NA	Not used
63		NA	Not used
64		NA	Not used
65		NA	Not used
66		NA	Not used
67	PHANTOM	NA	Used for Memory Bank Selection
٠.	Figu	re 3B (continued)	(or for SOL Systems)

Pin#	Mnemonic	Enabled State	Description
68	MWRITE	High	CPU output showing Data Out Bus data is to be written
69	Pš	Low	into the memory selected by the address lines. Shows Protect Status of
70	PROTECT	Ui ah	selected memorv. Combined with address in an
7.0	PROTECT	High	AND gate on a memory board which causes the PROTECT flip-flop to be set.
71	RUN	High	Front panel indication that CPU run instruction has been input.
72	PRDY	Low	Causes the CPU to enter the WAIT state when enabled.
73	PINT	Low	If interrupts have been en-
			abled causes the CPU to enter the Interrupt Acknowledge condition at the conclusion of the current instruction.
74	PHOLD	Low	CPU input which causes a HOLD status to occur. DMA transfer request signal is PHOLD.
75	PRESET	Low	CPU board system reset
76	PSYNC	High	signal. CPU output showing the start of a new machine cycle. This
			signal is used on the CPU board to enable the loading of the System Status Latch.
77	PWR	Low	Indication that data on the Data Out Bus is to be written either to a memory or an
78	PDBIN	Low	I/O device. Indication to the selected
2 N			memory or I/O device that the CPU expects data on the
		# 1000000 #	Data In Bus.
79	A 0	High	Address Bit 0
80	Al	High	Address Bit 1
81	A2	High	Address Bit 2
82	A6	High	Address Bit 6 Address Bit 7
83	A7 A8	High High	Address Bit 8
84	A8 A13	High High	Address Bit 13
85 86	Al4	High	Address Bit 14
87	All	High	Address Bit 11
88	DO2	High	CPU Data Out Bit 2
89	DO3	High	CPU Data Out Bit 3
90	DO7	High	CPU Data Out Bit 7
91	DI4	High	Data In Bit 4 to CPU
92	DI5	High	Data In Bit 5 to CPU
93	DI6	High	Data In Bit 6 to CPU
	Fig	ure 3B (continued)	

Da Da CF Sig CF cu wr I/C CF ad sta cy op 'Pc

board, check the board for any hairline in inspected at least three times before	Pin #		Enabled State
	94 95 96	SINTA	: [1] - [1]
		swo	Low Salar
	98	SSTACK	tile seel High
	an <mark>esto</mark> ca tiwa qid to , ales	contag all the on Fit or SQ. top of the non	not in the position. Place a heek on
board is up. Frees down on the board a rest. This will execute the consensus finish solder at all configurated. Timish solder	99	POC GND	Low-mine NA NA
FAT THE TIME. THEY WILL BE	2741400		
es (2. THE RED, VIOLET, RED) and place wing (ligate 3) for correct locations. Be exide of the neutral to retain them in place of over and solder all the resistors. Clime of extends of the board with the diagonal			
.CZ7, C31 (Z3 gr tantaium) in place. En a parts placement drawing (Ngure 3) for 1 the leads of the capacitors to retain then n the board over and rest it on books. So a flush with the underside of the board wi	postaria mad y which is		

I. Assembly of EPM-2

- I-l. Before placing any parts on the board, check the board for any hairline shorts (slivers). All boards have been inspected at least three times before shipping. Still, a good hobbyist checks any board he buys.
- I-2. Using a strong light and a magnifying glass, very carefully check all leads on the top of the board (this is the side marked COMPONENT SIDE). If any slivers are found, carefully cut and scrape them with an XACTO knife. The underside of the board will be checked after assembly.
- I-3. Place all the 14, 16, and 24 pin sockets in their positions on the top side of the board.
- I-4. After positioning all the sockets in place, check to ensure that a socket is not in the position S1 or S2. Dip switches will not stay in place in a socket. Place a book on top of the sockets, hold the book tight against the board and turn them over so that the underside of the board is up. Press down on the board and solder one pin on each end of each socket. This will ensure the sockets are flat against the board. When the tacking of all sockets is completed, finish soldering all the other pins of the sockets.

NOTE

DO NOT PUT IC'S IN SOCKETS AT THIS TIME. THEY WILL BE INSTALLED LATER.

- I-5. Bend the leads on all the resistors (2.7K Ω RED, VIOLET, RED) and place in board. Check parts placement drawing (figure 3) for correct locations. Bend the leads of the resistors on the underside of the board to retain them in place until they are soldered. Turn the board over and solder all the resistors. Clip the leads of the resistors flush with the underside of the board with the diagonal pliers.
- I-6. Put the leads of C2-C10, C12-C22, C25, C28-C30 (.1 μ F) disc capacitors in the board. Check parts placement drawing (figure 3) for proper locations. Bend the leads of the capacitors to retain them in place until they are soldered. Turn the board over and solder the capacitors. Clip the leads of the capacitors flush with the underside of the board with the diagonal pliers.
- I-7. Place C1, C11, C23, C24, C26, C27, C31 (22 μ F tantalum) in place. Ensure that the polarities are correct. Check parts placement drawing (figure 3) for correct placement and polarity. Bend the leads of the capacitors to retain them in place until they are soldered. Turn the board over and rest it on books. Solder the capacitors in place. Clip the leads flush with the underside of the board with diagonal pliers.
- I-8. Put the eight position dip switches in place. Ensure that switch S1 is installed so that the OFF position is towards the gold fingers of the board and switch S2 is installed so that the OFF position is toward the voltage regulators. Bend the two pins at each end of each switch to retain it in place until it is soldered. Turn the board over and rest it on books as before. Solder the eight position dip switches in place.






FIGURE 3. EPM-2 PARTS PLACEMENT DIAGRAM

I-9. Before installing the regulators, it is recommended that they be tested for proper voltage regulation.



To prevent oscillation of the regulators, assemble a test rig as shown. The capacitors must be installed ovserving the correct polarity. This test rig is for pre-installation testing only. The filter capacitors installed on the board serve the same purpose in the final assembly. Attach the power supply, multimeter, and capacitors to the 7805 as shown in figure 4B. Place the multimeter in a DC range that will allow 10 volts to be displayed. The regulator needs a 2.0 volt minimum difference between the input voltage and the regulated output voltage. If the power supply has a voltmeter, observe the input voltage during the test using that. If the power supply does not have a voltmeter, switch the + meter lead between the input lead and output lead. The input and output voltages can this be observed.

- I-10. Slowly increase the input voltage and observe the input and output voltages. When the input voltage is between 7.0 and 7.5 volts, the regulated output of a properly operating 7805 should be between 4.8 and 5.2 volts. Replace the regulator if it does not meet these limits.
- I-11. Attach the power supply, multimeter, and capacitors to the 7812 as shown in figure 4B. Place the multimeter in a DC range that will allow 15 volts to be displayed. The regulator needs a 2.0 volt minimum difference between the input voltage and the regulated output voltage.
- I-12. Slowly increase the input voltage and observe the input and output voltages. When the input is between 14.0 and 14.5 volts, the regulated output of a properly operating 7812 is between 11.8 and 12.2 volts. Replace the regulator if it does not meet these limits.



- I-13. Attach the power supply, multimeter, and capacitors to the 7905 as shown in figure 5 B. Place the multimeter in a DC range that will allow 10 volts to be displayed. The 7905 needs a 2.0 volt minimum difference between the input and regulated output to work properly. If the power supply does not have a voltmeter, switch the meter lead between the output and the input lead of the regulator during the test.
- I-14. Slowly increase the input voltage and observe the input and output voltages. When the input voltage is between 7.0 and 7.5 volts, the regulated output of a properly operating 7905 should be between 4.5 and 5.5 volts. Replace the regulator if it does not meet these limits.
- I-15. When the regulators have been tested as outlined in I-10 through I-14, place the regulators on the board so that the mounting hole of the regulator lines up with the corresponding hole of the EPM-2. Check the parts placement drawing (figure 3) for correct placement of the regulator. Note where the leads of the regulator pass over the connection holes on the EPM-2. Bend the leads of the regulator so that the leads can be inserted into the proper holes. Mount the regulator on the board using a #6 nut and a 5/8" 6-30 screw. Insert a heatsink between the board and the regulator. Solder the leads of the regulator in place.
- I-16. Remove the nut and screw from the regulator. Bend the regulator upward and remove the heatsink. Place a moderate amount of thermal compound on the underside of the regulator and heatsink with a cotton swab. Coat all of the area mentioned with an even layer of the thermal compound, reinstall the heatsink, nut and screw. On the 7905's install the insulating washer to isolate the -15V input from ground. Ensure the nut is tight.
- I-17. Clean off the flux on the underside of the board with flux cleaner.

II. Inspection and Testing

II-1. Use a bright light and magnifying glass to inspect all the traces on the underside of the board. If any slivers are found, cut and scrape them with an XACTO knife. Use the solder wick and soldering iron to remove any solder bridges found. Cover the solder bridge with flux and place a clean piece of solder wick on top of the bridge. Place the soldering iron on top of the solder wick and hold until solder is seen flowing up into the solder wick. Remove the iron and wick. Check to see if the bridge has has been completely removed. If not, repeat the process until the bridge has been removed. Clean the flux off the board with flux cleaner.

NOTE

AT THIS TIME, NO IC'S HAVE BEEN INSTALLED ON THE BOARD. DO NOT INSTALL IC'S ON THE BOARD UNTIL CALLED FOR IN THE CHECK OUT PROCEDURE.

II-2. Place the multimeter in the R \times l scale. Place one probe on the gold finger for pin l. Place the other probe sequentially on all the other fingers to check for shorts. Repeat this procedure for each pin. There should be only two sets of pins that are shorted; l to 5l and 50 to 100. If any other pair of pins are shorted, use a strong light and magnifying glass to locate the solder bridge or silver causing

the short. When the short has been located, correct it as outlined in II-1. If there is no solder bridge or sliver, a component is shorted. Check the EPM-2 schematic (figure 6) to locate the probable component. Lift one lead of the suspected component and recheck between the two fingers that had a bad reading. If the bad reading is now correct, replace the component. If the reading is still bad, continue troubleshooting until the faulty component is located and replaced. Ensure that all components that had a lead lifted have the lead reconnected.

WARNING


DO NOT INSTALL OR REMOVE ANY BOARD IN COMPUTER WITH POWER ON. DAMAGE TO BOARDS AND COMPUTER MAY RESULT.

- II-3. Ensure computer is OFF. Plug EPM-2 into the motherboard. Check that the EPM-2 is correctly plugged in and that the board is fully seated in the connector. Turn the computer power ON and check the outputs of each regulator on the EPM-2. If the regulators do not have output voltages as stated in I-10, I-12, and I-14, turn the computer power OFF and replace the defective regulator. Repeat I-10, I-12, or I-14 as appropriate to check out the new regulator before installing. If the voltage on the regulators are not correct now, check the voltages on the motherboard. If the voltages on the motherboard are incorrect, repair the power supply as needed. If and when the voltages check good, turn the computer power OFF and remove the EPM-2 from the motherboard.
- II-4. Select the proper wait state and EPROM configuration on the board by installing the jumpers on the EPM-2 as shown in table III.
- II-5. Clean off the flux on the underside of the board with flux cleaner.
- II-6. Install all the IC's on the EPM-2. Check parts placement drawing (figure 3) for proper location and correct polarity of IC's.

CAUTION

ENSURE ALL IC'S ARE INSTALLED CORRECTLY. INCORRECT POLARIZATION OF IC WILL RESULT IN DAMAGE TO IC AND CAUSE SUBSEQUENT TROUBLES TO APPEAR ON THE BOARD.

- II-7. The address range of the EPM-2 is set by the start and stop address selected on S2. The minimum range is 4 K Bytes. Select the address range desired using the memory address range select portion of Table III.
- II-8. The EPM-2 may be populated one EPROM at a time. The lowest memory address on the board is the top left hand chip U3. The address range increases to the right. The lower row of EPROMs are the higher addresses and also increase to the right. The highest address chip is U21.



JUMPER SELECTION EPM-2 BOARD CONFIGURATION

ait states	Connect D22 to
Ø	D19
1	D20
2	D21

NOTE

U24 NEED NOT BE INSTALLED IF THE "NO WAIT" SELECTION IS MADE

2708 - 16 K BYTE CONFIGURATION

connect	to	
Dl	D3	
D4	D12	
D6	D13	
D8	D 14	
D10	D15	
D16	D17	
Pin 18	Ground at each ROM location	L

2716 -32K BYTE CONFIGURATION

connect	to
Dl	D2
D5	D12
D7	D13
D9	D14
Dll	D15
D16	D18
Pin 18	Pin 20 at each ROM location

MEMORY ADDRESS RANGE SELECT -

HIGH LIMIT			LOW LIMIT				Addres	Address Range		
Ā	В	C	D	E	F	G	H			
	. Tabaraga		LAL.		<u>. L</u> .			10.40 10.40 10.40		
OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	- * 000C	OFFF	
OFF	OFF	OFF	ON	OFF	OFF.	OFF	ON	∍ 1000	1FFF	
OFF	OFF	ON +	OFF	OFF	OFF	ON	OFF	2000	2FFF	
OFF	OFF	ON	ON	OFF	OFF	ON -	ON	3000	3FFF	
OFF	ON	OFF	-OFF	OFF	ON,	OFF	OFF	4000	4FFF	
OFF	ON	OFF	ON	OFF	ON	OFF	ON	5000	/ SFFF	
OFF	ON	ON	ŌFF	OFF	ON	ON	OFF	6000	6FFF	
OFF	ON	ON	ON	OFF	ON	ON	ON	C 7000 -	7FFF	
ON	OFF	OFF	OFF	ON	OFF	OFF	OFF	8000	8FFF	
ON	OFF	OFF	ON	ON	OFF	OFF	ON	9000	9FFF	
ON	OFF	ON I	OFF	ON	OFF	ON	OFF	A000	AFFF	
ON	OFF	ON	ON .	ON	OFF	ON 🖫	ON	B000	BFFF	
ON	ON	OFF	OFF	ON	ON	OFF	OFF	C000	CFFF	
ON	ON	OFF	ON	ON	ON 🖟	OFF	ON	D000	DFFF	
ON	ON	ON	OFF	ON	ON	ON	OFF	E000	EFFF	
ON	ON	ON	ON	ON	ON	ON	ON	F000	FFFF	

TABLE III EPM-2 BOARD CONFIGURATION CONT.

ADDRESS SELECT REQUIREMENT:

Low Limit Setting

Desired Address Range

High Limit Setting

NOTE

IT IS RECOMMENDED THAT TAPE BE APPLIED OVER THE ERASE WINDOWS OF THE EPROM'S AFTER THEY ARE PROGRAMMED. THERE HAVE BEEN CASES WHERE A GRADUAL ERASURE OCCURRED BECAUSE OF EXPOSURE TO ORDINARY LIGHT.

II-9. Program the EPROM with the program given in figure 7. Install the EPROM in the first location to be tested (U3). The program given for the EPROM will sequentually check all the address and data access lines for the location that the EPROM is inserted in.

NOTE

FIGURE 7 DOES NOT CONTAIN THE COMPLETE PROGRAM. EVERY 256 LOCATIONS, THE SOURCE STATEMENTS ARE LOOPED. AT SEQUENCE 293, DB ØSTARTED AND IS INCREMENTED EACH SEQUENCE UP TO SEQUENCE 548 WHICH IS DB 255. THIS IS REPEATED UNTIL ALL THE MEMORY LOCATIONS OF THE EPROM ARE PROGRAMMED.

- II-10. Ensure the computer is OFF. Plug the EPM-2 into the motherboard. Check that the EPM-2 is correctly plugged in and that the board is fully seated in the connector.
- II-11. Set the address of the RAM board to 00000. Plug the RAM board into the motherboard. Check that the RAM board is correctly plugged in and that the board is fully seated in the connector.

NOTE

WHEN POWER IS APPLIED TO AN 8080 SYSTEM, THE MICROPROCESSOR DOES NOT COME UP IN ANY DETERMINABLE MODE. TO CORRECTLY INITIALIZE THE COMPUTER, HOLD THE STOP SWITCH IN STOP AND PUSH THE RESET TO RESET.

II-12. Turn the computer ON. Set the starting address of the EPROM board into the computer and select EXAMINE.

15

- II-13. Enter the most significant Byte of the start address into the data switches (port FF).
- U-14. Select RUN. The program will loop at 0H if the test is good.

LOC	ОВЈ	SEQ	SOURCE STATE	MENT
0000 0003 0005 0006	210000 36C3 23 AF	1 2 3 4 5	CSEG LXI H, 0 MVI M, 0C3H INX H XRA A	;JMP TO ZERO, GOOD TEST
0007 0008 0009 000A 000D	77 23 77 210800 36C3	6 7 8 9 10	MOV M, A INX H MOV M, A LXI H, 8 MVI M, 0C3H	;ERROR ADDRESS
000F 0010 0012 0013 0014	23 3608 23 77 DBFF	11 12 13 14	INX H MVI M,8 INX H MOV M,A IN 0FFH	GET START OF MEM TEST
0016 0017 0019 001C 001E	67 C604 322200 2E26 222000	16 17 18 19 20	MOV H, A ADI 4 STA 22H MVI L, 26H SHLD 20H	;SAVE END OF TEST ADDRESS ;SAVE IT
0021 0023 0024 0026 0027	0600 EB 1E3D 1A EB	21 22 23 24 LOOP: 25	MVI B, 1 XCHG MVI E, 3DH LDAX D XCHG	;CLEAR COUNTER
0028 002B 002C 002D	223000 EB B8 C20800	26 27 28 29	SHLD 30H XCHG CMP B JNZ 8	;DOESNT COMPARE, ERROR
0030 0031 0032 0035	13 04 3A2200 BA	30 31 32 33	INX D INR B LDA 22H CMP D	DONE ALL OK!
0036 0039 003C	CA0000 2A2000' E9	34 35 36 37	JZ 0 LHLD 20H PCHL	;DONE, ALL OK! ;LOOP BACK
003D 003E 003F 0040	01 02 03 04	38 39 40 41	DB 1 DB 2 DB 3 DB 4	
0041 0042 0043 0044	05 06 07 08	42 43 44 45	DB 5 DB 6 DB 7 DB 8	
0045 0046 0047 0048	09 0A 0B 0C	46 47 48 49	DB 9 DB 10 DB 11 DB 12	
0049 004A 004B	0D 0E 0F	50 51 52	DB 13 DB 14 DB 15	

1,00	OBJ	SEQ	SOURCE STATEMENT		LOC	OB 7	3 E 0	SOUPCE S	TATEMENT
นูญีป	1ñ	53	DB 16		0087	4.7	108	. 98 71	
994[54	DB 17		9984		109	D€ 72	
004E		55	DB 13		0095		110	58 73	
94F		56 ×	DB 19		9086		111	GB 74	
9959		57			9987		112	08.75	
9051			DB 20		9988		113	08.76	
FOR THE SECOND CONTRACTOR		58 50	DB 21		9989		114	DB 77	
9952		59 59	08 22 66 55		9986		115	68 78 87 89	
0053		50 54	OB 23		998E		116	08 79	
0054		61	DB 24		9996		117	DB 80	
0055		62. 55	08 25		9980			08 81	
0056		63.	08 26		998E		118		
0057		64	DB 27				119	08 32 55 55	
0059		65	DB 28		998F		126	DB 80	
0059		66	0 8 -29		gasg		121	DB 84	
005A	1E	67	OB 30		0091		122	DB 85	
005E	1F	68	08 31		9992		123	08 86	
9950	20	69	DB 32		9957		124	DB 57	
005[21	70	0 8 33		<u>0094</u>		125	08 88	
9958	22	71	OB 34		0095		126	(ig 39	
005F	23	72	DB 35		003E		127	DE BR	
<u> </u>		70	DB 36		9997	' 5B	128	08 91	
006		74	DB 37		0038	50	129	DB 32	
9962		75	DB 38		9999	50	110	DE 91	
006		76	DB 39		<u> aag</u>	5E	111	0B 94	
006-		77	DB 40		009E	5F	132	58 B5	
0065		- 78	DB 41		0090		133	DE 36	
000		79	DB 42	×	AA9[114	DE ET	*
0000 0067		99 89	0B 43		999E		135	DB 98	
0000 0068		81	DB 44		009F		136	0 6 . 33	927
3963		82	08 45	8	00A0		157	0B 100	
					99A1		128	DB 191	
996		83 04	08 46		90A2		129	DB 102	
996		84	08 47		99A3		140 140	08 101	
9950 68.51		35	DB 48		00A4		141	08 101 08 104	
00E(86	08 49		00H5		142	08 105	
9968		87	DB 50				145		
906		88	08 51		00A6			08 106 08 107	
9976		89	08 52		99A7		144		
0070		90	DB 53		9968		145	5 8 198	
997)		91	DB 54		99A9		146	0 6 109	
997		92	DB 55		eger		147	58 110	
	1 38	93	06 56		OUFIE		148	DE 111	
9975		94	08 57		MAHI		149	08 112	
0076		95	08 58		99A(150	CB 113	
0077	7 38	36	DB 53		GOHE		151	IB 114	
007	3 30	97	DB 60		agai		152	18 115	
0075	30	98	DB 61		9989		151	DB 116	
0076	3E	99	DB 62		998:		154	DB 117	
0078	3 3F	100	DB 63		99E3		155	08 118	
0076	46	101	08 64	61	BUE:	77	156	DB 115	
0070		102	08 65		668	4 78	157	95 120	•
6678		103	DB 66		00E		158	DB 121	
0071		104	DB 67		00E		159	DB 122	
0080		105	08 6 8		908		166	DB 123	
0000		106	DB 69			3 70	16.	DB 124	
998) 998)		107	DB 70			9 70	162	DB 125	
0.000	- TO	101	NO 10						

ari i A garage

-	
7	

L00	081	SEQ	SOURCE STATEMENT		L00	0BJ	SEQ.	SOURCE STATEMENT
00EA	7E	163	DB 126		00F1	B5	218	DB 181
9968		164	DB 127		00F2		219	DB 182
99BC		165	08 128		00F3		220	9B 183
99BD					00F4		221	08 184
		166	DB 129		00F5			
00BE		167	DB 130				222	06 185
99BF		168	DB 131		00F6		223	DB 186
0000		169	DB 132		00F7		224	DB 137
0001		170	DB 133		00F3		225	DB 138
00 02		171	DB 134		00F9		226	08 189
0003		172	DB 135		00FA		227	DB 190
0004		173	DB 136		00FB		228	08 191
0005		174	DB 137		00FC		229	08 192
<u> MALE</u>		175	08 138		00FD		230	08 193
0007		176	DB 139		OOFE		234	DB 194
0008	80	177	DB 140		MOFF		232	DB 195
. 6609	8D	178	08 141		0100		233	08 196
00CA	8E	179	DB 142		0101		234	0 8 197
00CB	8F	180	DB 143		0102		235	DB 198
MACC	90	181	DB 144		0103		236	08 199
00CD	91	182	DB 145		0104	08	237	08 200
00CE	92	183	DB 146		0105		238	DB 201
000F	93.	184	DB 147		0106	CA	239	DB 202
0000	94	185	DB 148		0107	' CB	240	DB 200
0001	95	186	DB 149		0108	3 00	241	DB 204
0002	96	187	DB 150		0109	4 CD	242	08 295
0003	97.	188	DB 151		010F	CE -	243	08 206 -
9904	98	189	DB 152		010E	3 CF	244	OB 207
0005	99	190	DB 153		0100	DØ	245	DB 208
0006	98	191	DB 154	4	0100	01	246	08 209
0007		192	DB 155		010E	D2	247	DB 210
0008		193	08 156		919F	03	248	DB 211
0009		194	08 157		0116	9 D4	249	OB 212
00DA		195	DB 158		0111	L 05	250	DB 213
00DB		196	08 159		0112	2 06	251	DB 214
0000		197	DB 160		0113	3. D7	252	0B 215
0000	A1	198	DB 161		0114	1 DS	253	08 216
00DE		199	08 162		0115	5 09	254	08 217
000F		200	DB 163		0116	5 DA	255	DB 218
00E0		201	DB 164		9117	7 DB	256	DB 219
00E1		202	08 165		0118	3 DC	257	DB 220
00E2		203	08 166		0119	9 DD	258	DB 221
GGES		294	DB 167		011f	i DE	259	DB 222
00E4		205	DB 168		0118		260	08 223
99E5		206	DB 169		0110	C E0	261	0 8 224
00E6		207	08 170		0110		262	DB 225
00E7		208	DB 171			E E 2	263	DB 226
00E8		209	DB 172			F E 3	264	DB 227
00E9		210	DB 173			9 E4	265	DB 228
90EA		211	DB 174			1 E5	266	DB 229
00EB		212	DB 175			2 E 6	267	DB 230
00EC		213	0B 176			E7	268	DB 231
00ED		214	DB 177			4 E8	269	DB 232
00EE		215	DB 178			5 E9	270	DB 233
00EF		216	DB 179			5 EA	271	DB 234
00F0		217	DB 180			7 EB	272	DB 235
0010	MT	ا بشیند	AP 700					

						3			
LOC OBJ	SEQ.	Source Statement			LOC	OBJ	SEQ	SOURCE STATE	EMENT
	5 7 7	NO 172			015F	27	328	DB 35	
0128 EC 0129 ED	273 274	D8 236 D8 237			0160		329	08 36	
0129 EU 0128 EE	274 275	DB 238			0161		330	DB 37	
012B EF	275 276 ·	DB 239			0162		331	DB 38	
0126 Er 0120 F0	277	DB 240			0163		332	DB 39	
0120 F1	278	DB 241			0164		333	DB 40	
0125 F2	279	DB 242			0165		334	08 41	
012F F3	280	DB 243			0166	2A	335	DB 42	
0130 F4	281	DB 244			0167	28	336	DB 43	
0131 F5	282	DB 245			0168	20	337	DB 44	
0132 F6	283	DB 246			0169		338	DB 45	
0133 F7	284	DB 247			016A	2E	339	DB 46	
0134 F8	285	DB 248			016B		340	DB 47	
0135 F9	286	DB 249			0160		341	DB 48	
0136 FA	287	DB 250			016D		342	DB 49	
0137 FB	288	08 251			016E		343	DB 50	
0138 FC	289	DB 252		x = "	016F		344	DB 51	
0139 FD	290	DB 253			0170		345	DB 52	
013A FE	291	DB 254			0171		346	DB 53	
0138 FF	292	DB 255			9172		347	DB 54	
0130 00	293	DB 0			0173		348	DB 55	
013D 01	294	DB 1			0174		349	DB 56	
013E 02	295	DB 2			0175		350	DB 57	
013F 03	296	DB 3			0176		351	DB 58	
0140 04	297	DB 4			0177		352	DB 59	
0141 05	298	DB 5			0178		353	DB 60	
0142 06	299	DB 6			0179		354	DB 61	
0143 07	300	DB 7			017A		355	DB 62	
0144 08	301	DB 8			0178		3 56	DB 63	
0145 09	302	DB 9			0170		357	DB 64	
0146 0A	303	DB 10			0170		358	DB 65	
0147 0B	304	DB 11			017E		35 9	DB 66	
0148 00	305	DB 12	XI.		017F		360	DB 67	
0149 00	306	DB 13			0180		361	DB 68	
014A 0E	307	DB 14			0181		- 362	DB 69	
014B 0F	308	DB 15			0182		363	DB 70	
0140 10	309	DB 16			0183		364	DB 71	
0140 11	310	DB 17			0184		365	DB 72	
014E 12	311	DB 18			0185		366	DB 73	
014F 13	312	DB 19			0186		367	DB 74	
0150 14	313	DB 20			0187		368	DB 75	
0151 15	314	DB 21			9188		369	DB 76	
0152 16	315	DB 22			0189		370	DB 77	
0153 17	316	DB 23			018F		371	DB 78	
0154 18	317	DB 24			018E		372	DB 79	
0155 19	318	DB 25			0180		373	DB 80	
0156 18	319	DB 26			0180		374	DB 81	
0157 18	320	DB 27		14 Y	0188		375	DB 82	
015 8 10	321	DB 28		* 1 1/2	018F		376	OB 83	
0159 10	322	DB 29		- a = 0 = 0.0a	9196		377	DB 84	
015A 1E	323	DB 30			0191		378	DB 85	
015B 1F	324	DB 31			0192		379	08 86	
0150 20	325	DB 32			0193		380	DB 87	
0150 21	326	DB 33			0194		381	DB 88	
015E 22	327	DB 34			0195	י אַכ נ	382	08 89	

- II-15. The program will loop at 8H if the program tests bad. Location 30H will contain the failing address.
- II-16. If the first EPROM location tested good, turn the computer OFF and remove the EPM-2 from the computer. Remove the EPROM from the board and place it in the next higher memory location.
- II-17. Increase the starting address by 4 if a 2708 is being used, by 8 if a 2716 is being used.
- II-18. Repeat steps II-10. II-12 through II-17 until each memory location has been tested.

NOTE

THE PROGRAM IS WRITTEN FOR TESTING USING A 2708. IF A 2716 IS USED, CHANGE SEQ 17 to ADI 8.

- II-19. This test will not test your EPROM'S, it will be assumed that the EPROM you use is a known good unit. If any address fails, use the schematic (figure 6) to determine the probable cause.
- II-20. The above instructions are written for a computer with a front panel and capable of having a RAM board being addressed to 00000. If you have a system without a front panel, have your jump to start modified to the various addresses needed to test the board. If your system will not allow you to address usable memory at 00000 the program will have to be modified to change the input addresses to the range allowed by your system.

III. Operation

- III-1. If the board is not to be operated in a memory bank selection mode, all switches on S1 are to be set to OFF.
- III-2. If memory bank selection is made, the board will respond IF AND ONLY IF:
 - A. The address is within the limits selected by S2.
 - B. The CPU has selected a memory bank corresponding to the settings of S1.
- III-3. If the board is to be operated in bank select, place the switches of Sl in the desired bank (see Table IV).

CAUTION

DO NOT HAVE MORE THAN ONE SWITCH OF S1 SELECTED ON AT ANY TIME. MULTIPLE ON SETTINGS WILL CONFUSE THE BOARD.

TABLE IV. BANK SWITCH SETTINGS OF S1

;	SWITC	H						BA	ANK
l ON OFF OFF OFF	2 OFF ON OFF OFF	3 OFF	OFF	OFF OFF OFF	OFF OFF OFF ON	7 OFF OFF OFF OFF	8 OFF OFF OFF OFF		0 1 2 3 4 5
OFF OFF	50000 St. 1000	OFF OFF	OFF OFF	OFF OFF	i company	ON OFF	OFF ON		7
OFF			and the second second	Control of the last of the las					

IV. GENERAL

IV -1. The WAMECO INCORPORATED product you have purchased has an unconditional guarantee good for a period of ninety (90) days from date of purchase from your dealer against defects in manufacturing. Upon receipt of the board by WAMECO INCORPORATED, pre-paid freight or mailing, the board will be cheerfully replaced and your shipping charges refunded. The guaranty is limited to replacement of the board with an equivalent board even though the board may be defective through negligence in manufacturing or through other fault.

IV-2. For future reference, a print of the front and back traces of the EPM-2 is shown (see figures 8A and B).

IV -3. We sincerely hope that the EPM-2 will give you long and satisfactory service. If you have any problems with the EPM-2, or if you just want to comment on the board, please write to me personally.

John Walter

Norm Walters
President
WAMECO INCORPORATED
3107 Laneview Drive
San Jose, Ca. 95132

odka as




FIGURE 8A. COMPONENT SIDE OF EPM-2

