
MACF. ILCH

MSR-I Technical Manual



MSR SERIES TECHNICAL MANUAL

(Preliminary)

MACROTECH International Corporation 9551 Irondale Avenue Chatsworth, California 91311 (818) 700-1501

Copyright.

Copyright 1984 by Macrotech International, Corp. No part of this publication may be reproduced without the written permission of Macrotech, except that the purchaser of Macrotech's products may use the enclosed software listings for installation in the user's system that includes the hardware product.

Disclaimer.

Macrotech makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any purpose.

References.

CP/M, MP/M and MP/M II referenced throughout this manual are registered trademarks of Digital Research, Inc.

WARRANTY

Please read this carefully! It is your LIMITED WARRANTY. This warranty gives you specific legal rights, and you may also have other rights that vary from state to state within the U.S.A. MACROTECH warrants its products to be free from defects in materials and/or workmanship for a period of one (1) year, from date of original purchase. In the event of malfunction or other indication of failure attributable directly to faulty workmanship and/or material, MACROTECH at its option, will repair or replace the defective part or parts, and assure said product is in proper operating condition. Replacement parts are warranted for the remaining portion of the original warranty period. All such repairs and/or replacements shall be rendered by MACROTECH without charge for parts or labor when the product is returned (postage paid) within the specified period from the date of purchase. This warranty applies only to the original purchaser.

This warranty will not cover the failure of MACROTECH products which if determined by MACROTECH, resulted from accident, abuse, negligence, alteration, or misapplication of the product. While every effort has been made to provide clear and accurate technical information regarding MACROTECH products, MACROTECH assumes no liability which may arise from the use of said technical information.

This warranty is in lieu of all other warranties, expressed or implied. In no event will MACROTECH be liable for incidental and consequential damages arising from or in any way connected with the use of its products. Some states do not allow the exclusion or limitation of incidental or consequential damages, so the above limitation or exclusion may not apply to you.

Merchandise returns to MACROTECH International Corp. require a RETURN MATERIAL AUTHORIZATION NUMBER (RMA#), which must be obtained from the factory. Products returned without prior factory approval will not be accepted. All cartons being returned must have the RMA# written on the outside of the box. A letter including name, address, telephone number, proof of purchase, and a description of the failure must accompany the product.

All transportation charges must be prepaid and insured by the customer (not MACROTECH International, Corp., its representatives or dealers). If damage results from mishandling or abuse in transit, a claim should be filed with the carrier (not MACROTECH International, Corp.). Any collect shipments to MACROTECH International, Corp. will not be accepted. All communications regarding warranty should be directed to:

MACROTECH INTERNATIONAL CORPORATION
9551 Irondale Avenue
Chatsworth, Ca 91311
ATTN: Customer Service Dept.

Table of Contents

CHAPTER 1	INTRODUCTION	
	1.2 SYSTEM REQUIREMENTS	L-1 L-2 L-3
CHAPTER 2	INSTALLATION GUIDE FOR SOME POPULAR CPU ENVIRONMENT	:s
	2.1 LOMAS 8086	2-1
	2.1.2 Operating Requirements	2 – 2 2 – 2 2 – 2
	2.2 ALPHA-MICRO AM100/L	2-3
	2.2.2 Operating Requirements	2 - 3 2 - 3 2 - 3 2 - 4
	2.3 ZENITH Z-100	2 - 5
· •	2.3.2 Operating Requirements 2	2-5 2-5 2-5
CHAPTER 3	CONFIGURATION SWITCH SETTINGS	
	3.2 CONFIGURATION SWITCH LOCATIONS	3-1 3-2 3-2 3-3 3-3
	3.6.2 Bus PSTVAL	3 - 3 3 - 3 3 - 3
	3.7 PHANTOM CONTROL	3 – 4
	3.7.2 Phantom Enabled	3 - 4 3 - 5 3 - 5

		3-6 3-7 3-7 3-7
	3.11.1 Number of Wait States	3-7 3-8 3-8
	3.12 SUMMARY OF SWITCHES	3-9
	3.12.1 Wait Enable 3.12.2 Number of Waits Select 3.12.3 Error Strobe Control 3.12.4 Parity Enable 3.12.5 CR Phantom Control Bit 3.12.6 Wait Clock Edge 3.12.7 Cycle Start 3.12.8 Phantom Enable 3.12.9 RAS Precharge 3.12.10 RAS Strobe 3.12.11 Board Size 3.12.12 Board Address 3.12.13 Ready Enable 3.12.14 I/O Port Address 3.12.15 Error Strobe	3-9 3-9 3-9 3-9 3-10 3-10 3-10 3-10 3-10
CHAPTER 4	THEORY OF OPERATION	
	4.1 THEORY OF OPERATION	4-1
	4.1.1 BUS INTERFACE	4-2
	4.1.3.1 ADDRESSING THE MSR	
	4.1.4 REFRESH CYCLES	4-7
APPENDIX A	BASE ADDRESS SWITCH TABLES	A-1
APPENDIX B	DISCUSSION OF SPECIFICATIONS	B-1

This manual provides information for installing and operating the MACROTECH MSR Series RAM boards in most of the currently popular S-100 systems.

This manual is organized in sections as follows:

CHAPTER 1 INTRODUCTION

Introduces and outlines the basics of the MSR Series product.

CHAPTER 2 INSTALLATION GUIDE

Contains configuration examples for specific environments organized onto individual pages for each application.

CHAPTER 3 CONFIGURATION SWITCH SETTINGS

Describes in detail the function of various switch settings, to aid in configuring for environments other than those described in Chapter 2.

CHAPTER 4 THEORY OF OPERATION

An explanation of the major functional circuits of the MSR. This chapter is best read while referring to the published logic diagrams at the rear of this manual.

APPENDICES

Additional information pertinent to configuration and operation of the MSR Series RAM boards.

1.1 PRODUCT DESCRIPTION

The Macrotech MSR is a high performance dynamic RAM designed to comply with IEEE-696 specifications and yet allow as much flexibility as possible in order to operate in a wide variety of S-100 computer environments.

Available in either a 256 or 512 kilobyte configuration, MSR Series RAM boards utilize 120 nanosecond access NMOS dynamic RAM chips.

The MSR's base-address may be set to begin on any 64 kilobyte boundary within the extended 16 megabyte S-100 address space.

The use of high-quality parts and MACROTECH's full one-year warranty assure long life and reliable service from this product.

1.2 SYSTEM REQUIREMENTS

The MSR Series board is designed to occupy one position (slot) within a standard S-100 chassis. Physical dimensions of 5 inches by 10 inches wide with a nominal PC board thickness of .060 inches are called-out in the IEEE-696 specification.

Power requirement is 1.2 amps at the 8 volt supply line (pins 1 and 51 total) typical.

1.3 SPECIFICATIONS

- Access Time 123 nanoseconds typical, 166 guaranteed maximum. (performance guaranteed over full operating temperature range 0-70 deg. C).
 - Cycle Time Less than 280 nanoseconds
- Memory Devices 64K X 1 dynamic NMOD RAMS, 120ns manufacturer's access specification.
 - Refresh Full IEEE/696 refresh support (not bus-cycle dependent).On-board 15 microsecond timer with no cumulative error, exceeds RAM manufacturer's refresh timing requirements.
 - Parity Byte parity generation and error detection.

 Jumper selectable. Software enable/disable via I/O port. LED indicator for parity error condition status.
 - Addressing Board addressable on any 64K boundary within the S-100 IEEE/696 specified 16 Megabyte extended (24 bit) address range.
 - Data Transfer Supports the IEEE/696 8/16 data transfer protocol.
 - Phantom Phantom enable/disable jumper selectable.
 Cromemco and Alpha Micro special phantom schemes are supported.
 - PC Board High quality 4-layer board with controlled dielectric. Fully solder-masked and silk-screened with component identification. Gold plated edge connector.
- Power Consumption 1.2 amps average (application dependent)
 1.7 amps maximum (calculated worst-case) over
 full IEEE/696 supply voltage range, (+7.5
 Volts to +11.5 Volts)

This page intentionally left blank.

CHAPTER 2 INSTALLATION GUIDE FOR SOME POPULAR CPU ENVIRONMENTS

This chapter contains configuration examples for specific environments organized onto individual pages for each application.

A pictorial diagram is presented for each example, showing graphically the locations of the jumper-switches and their settings as explained in the accompanying text.

The address switch settings have been omitted from the examples. A complete table of address switch settings are provided in Appendix A.

Due to the wide variety of S-100 environments, every possible configuration is not presented.

2.1 LOMAS 8086

2.1.1 Description

The Lomas 8086 is a CPU board manufactured by Lomas Data Products of Westborough, MA. The Lomas 8086 CPU is based on the Intel 8086 16-bit microprocessor.

2.1.2 Operating Requirements

No special considerations are necessary when running in this environment.

2.1.3 Diagram




Figure 2-1 MSR Switch Settings for use with Lomas 8086

2.2 ALPHA-MICRO AM100/L

2.2.1 Description

The AM100/L is a CPU manufactured by Alpha-Micro Systems of Irvine California. The AM100/L processor, based on the Motorola 68000 microprocessor, deviates slightly from the IEEE-696 specification. The MSR is fully compatible with Alpha-Micro's version of the S-100 bus standard.

2.2.2 Operating Requirements

No special configuration or procedure is required to install the MSR in the ALPHA-MICRO AM100/L environment.

2.2.3 Diagram




Figure 2-2 Switch Settings for use with AM100/L CPU

2.2.4 Comments

The MSR Series exceeds access time requirements for the 8 MHz 68000 on the AM100/L. If you are using MSR as the only memory in the system, you can set the MR and MW jumpers on the AM100/L CPU board to zero. This disables all wait states selected on the AM100/L CPU.

Remember, if you use an AM720, AM710, MACROTECH MAX or other memories in the same chassis containing the MSR, the standard factory setting will have to be used. See Figure 2 below.

Factory	Standard Setting	MSR Only Environment
	MR MW	MR MW
0	*=* * *	0 *=* *=*
1	* * * *	1 ** **
2	* * *=*	2 * * * *
3	* * * *	3 ** * *
4	* * * *	4 ** **

("=" indicates jumper installed)

2.3 ZENITH Z-100

2.3.1 Description

The Z-100 is a personal computer system manufactured by Zenith Data Systems. The Z-100 system is based on an 8085 and 8088 dual 8-bit microprocessor arrangement. The Z-100 normally comes shipped from the factory with either 128k or 192k of system memory on the mother board.

2.3.2 Operating Requirements

No special considerations or procedures are required to operate the MSR Series in the Z-100 environment.

2.3.3 Diagram




Figure 2-3 MSR Switch Settings for use with Z-100

This page intentionally left blank.

3.1 INTRODUCTION

This section is a quick summary of jumper options, primarily to assist you in setting up the MSR for environments not spelled-out in Chapter 2.

Most of the "switches" on the MSR board are groups of jumper posts. "Setting a switch" means shorting two of the posts in the switch together by slipping a shunt-jumper down onto them. (This kind of switch setup is more flexible, and far more reliable, than dip-switches. (Additionally, if a jumper should fail, it can be quickly and cheaply replaced without soldering.)

A few of the MSR's switches are bare pads with a "default jumper", a thin circuit trace, already in place between them. Ordinarily, these switches shouldn't have to be changed. If your system is one of the rare cases, simply cut the default trace and solder a jumper wire into the desired position.

3.2 CONFIGURATION SWITCH LOCATIONS




Figure 3-1 MSR Jumper Locations

3.3 MEMORY ADDRESS SELECTION

Jumper areas J12 and J13 control board "base-address" selection (the starting address for the contiguous block of memory occupied by the board). This base-address may be set to any 64k boundary.

Due to the logic which provides this extreme flexibility, the switch settings will vary for a given board base address depending upon the size of the memory array. For example, the address switch setting will be different for a 512k board addressed at zero than for a 256k board at the same address. The table in appendix A gives a complete table of switch settings.

3.4 SETTING BOARD SIZE

"Jumper-switch" Jll defines the memory population of the MSR RAM for the addressing logic. This switch should be set to the left (the default trace) for a 512k board. It is jumpered to the right for a 256k board. A 256k board will have only 36 RAM IC's installed.

3.5 CONTROL PORT ADDRESS

The MSR RAM utilizes one I/O port to control both parity operation and the Cromemco phantom scheme. The J15 switch area defines the this 8-bit I/O port address. Jumpers installed in the up position are considered a logical "1"; jumpers installed in the down position are considered a logical "0". These 8 switches are read RIGHT to LEFT in DESCENDING bit-signifigance (i.e. a desired port address of OF1H would be set LEFT to RIGHT as 10001111).

3.6 CYCLE START OPTIONS

J7 allows several methods for starting memory cycles.

3.6.1 Alternate PSTVAL

This option is provided to allow the MSR RAM to function properly with environments that do not generate a properly timed PSTVAL.

The MSR Series RAM is able to generate its own cycle-start signal approximately 75 nanoseconds after the rising edge of PSYNC when this option is selected. Different timing may be configured by replacing C5 and/or R5 with components of different values. Most modern environments will not use this option.

3.6.2 Bus PSTVAL

Selecting this option allows the MSR RAM to start memory access cycles on the falling edge of PSTVAL (pin 25) while PSYNC (pin 76) is high on the S-100 bus. This is the most common method for cycle starts, and is standard for environments that adhere to the IEEE-696 bus standard.

3.6.3 Early Cycles

This option will start cycles on the rising edge of PSYNC. This option is advantageous for those environments that present address and status on the bus ahead of the PSYNC pulse.

All address and status signals must be valid at least 30 nanoseconds before PSYNC for this option to function properly. Select this option if you are putting the MSR into an Alpha Micro AM- 100/L (68000 cpu) system.

3.6.4 Phi Cycle Start

This option combines the use of J7 and J6. Install a shunt-jumper vertically in the upper left hand corner of the J6/J7/J8 jumper area for this option (see Figure 3-1). Memory cycles will start when Phi (bus pin 24) goes low during the PSYNC strobe.


Installing a jumper in this position physically prevents a selecting J6 in a LEFT position. If you need J6 jumpered to the left, use proper wire and a wire-wrap tool to put it in.

3.7 PHANTOM CONTROL

J8 selects the desired phantom scheme. Three phantom schemes can be programmed into the J8 jumper area; a fourth scheme is available by doing a wire modification.

3.7.1 Phantom Disabled


Selecting this option causes phantom to be ignored. The MSR memory will always be in a read/write (enabled) condition, regardless of the logic level on the bus phantom line, when J8 is installed to the right.



("X" indicates jumper installed)

3.7.2 Phantom Enabled

This option allows the MSR memory board to be disabled whenever pin 67 (PHANTOM*) is low. This is the most common use of phantom; it allows boot PROMs to be overlain by (addressed to the same location as) system memory.




("X" indicates jumper installed)

3.7.3 Cromemco Phantom Scheme

This option disables the top 32k (8000 - ffff) of every 64k block of RAM until enabled by writing to the MSR memory control port.

This option should be used in Cromemco environments. The position of J5 becomes relevant when this option is selected. Normally, J5 should be set in the down position for the Cromemco environment.




("X" indicates jumper installed)

3.7.4 Shadow Phantom

Shadow phantom is a configuration where the MSR memory is in a write-only condition when phantom is active (bus pin 67 low). Enabling this feature requires a simple physical modification to the MSR.

- 1. Cut pin 2 of the IC at location M12 (74F11) from the MSR PC board. Leave pin 2 long enough that a wire may be soldered to it.
- 2. Solder one end of a jumper wire to this cut IC leg.
- 3. Route the jumper wire to the J8 jumper area. The preferred method is to run the wire under the ICs on the component side of the board.
- 4. Wire wrap the other end of the jumper wire to the upper left hand pin in the J8 jumper area. See figure below:
- 5. Install a shunt-jumper in the rightmost position of the J8 jumper area as shown. This option is useful when the contents of the boot prom must be copied into RAM at start-up, or where the boot prom addressing logic asserts PHANTOM* for every memory access while it is enabled.



("X" indicates jumper installed)

3.8 PARITY ERROR ENABLE

J4 selects the method of enabling parity error.

When J4 is set in the up position, the parity error detection logic is enabled by the first write to the MSR I/O command port. It stays enabled until the system is reset.

When J4 is set in the down position, the error detection logic is both enabled and disabled via the sense of data bit 5 when the I/O command port is written.

When high (1), the error detection logic is enabled.

When low, the error detection logic is disabled.

Disabling the parity will de-assert the system's ERROR* line (S-100 pin 98) if an error had been previously detected. This ability can be used to implement an interrupt routine to report parity errors. See the section titled "Software Considerations" for some ideas on this subject.

3.9 ERROR STROBE CONTROL

The option switch J3 controls the duration of the parity error signal generated by the MSR RAM. If J3 is set in the up position, any indication of a parity error condition will be latched. If J3 is set in the down position, any error condition will be reported (by assertion of the ERROR* line) only until the end of the memory cycle in which the error occurs (ie: until the end of the PDBIN strobe).

3.10 BUS PARITY ERROR

Installation of the J16 jumper connects the parity error signal to pin 98 (ERROR*) of the S-100 bus. Removal of J16 will disconnect the parity error signal generated by the MSR from the bus. In the latter case, all other parity options discussed above will be "don't care" cases, since the S-100 signal ERROR* is the only way that the MSR Series RAM may report a parity error.

3.11 WAIT STATES

The MSR contains a highly flexible wait state configuration scheme. Jumpers J1, J2, J6, and J14 all affect wait state operation.

3.11.1 Number of Wait States

The J2 jumper area selects the desired number of wait states. Don't use more than one shunt-jumper in this area.

Putting the jumper in the leftmost position selects one wait state. Each position towards the right adds one more wait state, so that a jumper installed in the rightmost position selects four wait states.

The type of wait state(s) selected are determined by the position of Jl.

3.11.2 Type of Waits

When Jl is set to the left, wait states will be inserted on every memory cycle, whether or not a refresh cycle is occurring.

When Jl is set to the right, it disables all wait states except when a memory request from the system and a refresh cycle occur at the same time.

The position of J2 (discussed above) will determine how many additional wait states are inserted in addition to the time required to complete the refresh and pending memory cycle.

3.11.3 Timing

J14 determines when wait states will be enabled. "Wait" states are asserted on the S-100 bus via pin 72 (READY) by pulling this signal line LOW (0 -or- "not READY").

Setting J14 to the right allows the wait state logic to place wait states on the bus when bus status and address have the MSR board selected. THIS IS THE STANDARD FACTORY SETTING, AND IT IS IMPLEMENTED VIA A CIRCUIT TRACE. This trace MUST BE CUT prior to attempting to install J14 to the left.

With J14 set left, the bus READY will not be affected until later in the cycle (i.e. after the "cycle start" discussed in section 3.6). This option was designed for use with CPUs that are able to honor WAITs asserted relatively late in the memory cycle.

The setting of J14 to the left also limits the number of wait states to one (1), effectively rendering the setting of J2 (see section 3.11.1) irrelevant.

Switch J6 allows clocking of the wait state counter on either the rising or falling edge of the bus clock (Phi) from pin 24.

Installation of J6 to the right synchronizes wait state timing to the falling edge of phi. This is the most common configuration.

Installation to the left will cause READY (bus pin 72) to change state on the rising edge of phi.

3.12 SUMMARY OF SWITCHES

3.12.1 Wait Enable

J1 Left Memory wait states selected.

Right No memory wait states; additional wait

states during arbitrated refresh cycles

if J2 installed.

Note: Jl is a "don't care" if J2 is not installed.

3.12.2 Number of Waits Select

One clock count. J2 -Left Left center Two clock counts. Right center Three clock counts.

> Four clock counts. Right

Caution: Install only one jumper in J2.

3.12.3 Error Strobe Control

J3 Uр Error strobe latched. Error strobe pulsed. Down

3.12.4 Parity Enable

J4 Enable upon any write to MSR I/O port. ďΡ Down Enable/disable via data bit 5, (0 = off;

1 = parity on).

3.12.5 CR Phantom Control Bit

J5 ФŪ Enable the disabled memory upon any

write to MSR I/O port.

Enable the disabled memory only when data bit 0 is a "1". Down

J5 is a "don't care" unless J8 is in the center position.

3.12.6 Wait Clock Edge

J6 Left Rising edge of Phi. Right Falling edge of Phi.

J6 is a "don't care" if J2 is not installed.

3.12.7 Cycle Start

J7 Left Bus PSTVAL.

Center Early cycle start. Right Alternate PSTVAL.

Left Upper Phi cycle start. Combined use of J6 and

J7.

3.12.8 Phantom Enable

J8 Left Phantom enabled.

Center CR phantom (Cromemco).

Right Phantom disabled.

3.12.9 RAS Precharge

J9 Left Delta 3 Right Delta 4

J9 is set by factory and should not be changed.

3.12.10 RAS Strobe

J10 Left Delta 4
Right Delta 5

J10 is set by factory and should not be changed.

3.12.11 Board Size

Jll Left 512 kilobytes Right 256 kilobytes

3.12.12 Board Address

J12 4 ea. Up/Dn See Appendix A for complete

J13 4 ea. Up/Dn address table.

3.12.13 Ready Enable

J14 Left Enabled via MRQ. Right Enabled via SMEM.

3.12.14 I/O Port Address

J15 8 ea. Up/Dn See Appendix B for complete table.

3.12.15 Error Strobe

J16 Installed Connected to bus pin 98.
Omitted . Disconnected.

This section describes in some detail the operation of the logic circuits comprising the MSR Series RAM board. Not intended as a complete discussion of each logical element, this chapter sets forth the basic theory of each major functional area and correlates these to the schematic diagram at the rear of this manual.

4.1 THEORY OF OPERATION

An attempt will be made to discuss each logical area of the board in approximate chronological sequence as events on the bus cause the transfer of data to or from the appropriate RAM storage cells.

4.1.1 BUS INTERFACE

The full 24-bit "extended" S-100 address is divided into two sections.

(a) The least-signifigant 16 bits feed directly from the bus into two 8-bit buffers (74F244) at IC locations K7 and M7. The lower 8 (A0 through A7) are then immediately presented to an address comparator (at location H7) for decoding of the I/O port address in the case of I/O operations.

The outputs of the address buffers become Buffered Address terms (BAO, BA1, BA2, etc.)

(b) The upper 8 address lines (Al6 through A23) are used to determine the "base address" match through the two ADDER ICs (74F283) at locations K8 and M8.

An exception to this strict division is Al6, which is presented to both sections (a) and (b) above.

STATUS signals are buffered at various gates and inverters near to the point of their use. Care has been taken not to exceed one TTL load on any single STATUS line from the bus.

CONTROL lines (pWR*, pSYNC, pSTVAL*, etc.) are also buffered at many different places and ICs on the board. In a manner similar to the treatment of bus loading for the STATUS signals, care has been taken not to exceed one TTL load on any single line from the bus.

The bus signals SIXTN*, RDY and ERROR* are driven by the MSR Series board via the open-collector device (74F38) at location K6.

4.1.2 I/O OPERATIONS

The Parity Error and Phantom control port has been provided with the capability of accepting Port Output instructions (no Input data is available).

The standard 8-bit port addressing (1 of 256) is decoded through the address comparator at location H7. If the STATUS signal SOUT is true and the lower 8 address lines compare with the switch settings in the J15 field, the signal OUTSEL* is generated which will affect two signals;

- (a) pWRB* will be allowed to pass through one AND gate of the 74F08 at location E2 to strobe the data bits D0 and/or D5 into the flip-flops (74F113) at locations E1 and G2 for the purposes of disabling the Parity Error Detect logic or the Cromemco Phantom scheme respectively.
- (b) The enable logic for the data buffer (74F244) at location K9 will be forced true so that bus data is allowed to reach the inputs of the JK flip-flops mentioned in (a) above.

4.1.3 THE CYCLE

One complete access of the MSR series board is comprised of four distinct operations or phases;

The detection of appropriate S100 ADDRESS signals to indicate attempted access to an individual address location contained within this MSR RAM board.

The decoding of STATUS signals indicating a proper MEMORY (or in the case of the single MSR control port, I/O) read or write operation is in progress.

The routing of CONTROL signals for purposes of synchronizing the transfer of data between the RAM array and the system bus.

TERMINATION of the cycle in a well-defined manner allows a set-up period for subsequent cycles; or it allows other types of cycle (e.g. REFRESH) to begin.

4.1.3.1 ADDRESSING THE MSR

Addresses for I/O operations are described in paragraph 4.1.1-(a) above.

Addresses for MEMORY cycles are handled as follows:

Buffered Address terms BAl through BAl6 are presented directly to the address inputs of the VLSI RAM Controller IC (AM2964B) located at D8 which multiplexes these 16 signals out to the RAM array, 8 at a time, during the appropriate Row or Column Address Strobe (RAS or CAS).

Address bits Al6 through A23, brought to the 74F283's at M5 and K5, are ADDed to the jumper-switch settings from the fields J12 and J13.

IF

the outputs of the ADDer IC at location M5 are ALL HIGH AND

the most signifigant bit(s) of the ADDer IC at location K5 is HIGH (upper 2 bits if configured for 256 kilobytes)

AND

PHANTOM* is either de-selected or FALSE

THEN

A true ADDRESS SELECT term is generated at pin 10 of the 74F02 at location K4.

Two outputs from the ADDer IC at location K5 are used as ROW SELECT lines (RSELO and RSEL1). These signals go directly to the VLSI DYNAMIC RAM CONTROLLER IC at location D8 in order that this device will select the proper ROWs of RAM ICs.

4.1.3.2 BUS STATUS SIGNALS TO THE MSR

The generation of the ADDRESS SELECT term from pin 10 of the 74F02 at location K4 will allow the active STATUS signal SWO* or SMEMR to be gated to one of the D inputs of the 74F74 at location H2.

These STATUS signals, after being gated through the 74F11 at M12, will be ORed to form an enable term for the SIXTN* (sixteen bit transfer acknowledge) where it is gated onto the S-100 bus from pin 6 of the 74F38 at K6.

4.1.3.3 CONTROL SIGNALS

Now that the ADDRESS and the STATUS have been resolved, and the SXTRQ* has been satisfied with the SIXTN* output if appropriate, the control signals pSYNC and pSTVAL* will actually synchronize the beginning of the RAM access.

The STATUS identifying a memory Read or Write operation was gated to the D inputs of the 74F74 at H2 in paragraph 4.1.3.2 above. The clock to latch this status is necessary to actually begin the access and this clock may be derived in one of several ways:

pSTVAL* from the S-100 bus, if jumpered to pin 2 of the 74F02 at location K4, will generate the signal CYCSTB (CYCleSTroBe) at pin 1 of this IC, which in turn clocks the flip-flop at location H2 (both halves).

The ALTERNATE pSTVAL* will create nominal cycle-start timing in environments that do not generate a properly timed pSTVAL*. This is accomplished through:

- (a) An inverted pSYNC is deliberately delayed approximately 25 nano-seconds through the RC network R4/C4 and one gate of the 74F32 at L2.
- (b) If pin 2 of the 74F02 at K4 is jumpered to GROUND via J7, then this delayed-inverted pSYNC at pin 3 of the same gate will generate CYCSTB approximately 4 nanoseconds later.
- (c) If pin 2 of the 74F02 at K4 is jumpered to the double-inverted PHI (pin 24 clock) from pin 10 of the inverter IC at M3, then after the arrival at pin 3 of the same gate of the delayed-inverted pSYNC, CYCSTB will occur approximately 4 nanoseconds after the low-going edge of PHI.
- (d) If pin 2 of the 74F02 at K4 is jumpered to the inverted PHI (pin 24 clock) from pin 10 of the inverter IC at M3, then after the arrival at pin 3 of the same gate of the delayed-inverted pSYNC, CYCSTB will occur approximately 4 nanoseconds after the rising edge of PHI.

CYCSTB latches through the condition of the S-100 STATUS signals SWO* and SMEMR at the time these signals were guaranteed valid, and the latch output terms WR or RD identifies which type of memory operation is in progress throughout the remainder of the current cycle.

WR and RD are ORed in one gate of the 74F32 at location H3 so that either one of them being active during a cycle causes MRQ (Memory ReQuest) and MRQ* to be TRUE also.

The only function of MRQ is to enable WAITS (S-100 RDY FALSE) onto the bus during accesses to THIS BOARD only if J14 is set to the left.

The function of MRQ* is to inhibit the beginning of a REFRESH cycle during any portion of a MEMORY ACCESS cycle, (see the section on REFRESH CYCLES), and to tell the RAM CONTROLLER IC (via pin 36 of the AM2964B) that a request is pending.

RD and WR are input to the 74F64 at K3 where they are qualified by:

A completed RAS precharge time from the previous cycle as determined by the 74F32 section jumpered to pins 6, 8, and 10 of the DELAY LINE.

No REFRESH in progress as determined by the Q* output from pin 6 of the 74F74 at Kl.

In the case of WR only, the additional qualification of an active pWR* strobe at the S-100 bus.

The output of this 74F64 is the term RASI*. The term RASI* going true (low) starts the pulse through the DELAY LINE where it generates the main timing required by the NMOS DYNAMIC RAM ICs, including CASI* as output from pin 8 of the 74F32 at H3.

RASI* and CASI* are presented to the VLSI RAM CONTROLLER IC where they synchronize the Controller IC's output signals to the RAMs.

pDBIN is used as a term of the signal enabling the 74F373 tristate latches at H10, K10, and H9 onto the S-100 bus at the correct time. It is gated with the term RDSEL which was generated in one half of the latch at location F1 when CYCSTB was TRUE and RD went TRUE, clearing the latch. The TRAILING EDGE (low-going) of an inverted pDBIN becomes the clock for this latch, effectively SETTING it at the end of the READ STROBE (pDBIN) causing RDSEL to go false again.

The term RDSEL is used to qualify (gate) any PARITY ERROR signals from either the EVEN or ODD Parity Detect ICs at Kll or Hll. Therefore, pDBIN is responsible for the TIMING of the Parity

Error signal allowed to be presented to the PARITY ERROR LATCH at location G2.

4.1.3.4 TERMINATING THE CYCLE

When the term RASI* went true (low) in the discussion above, it also was inverted in one section of the inverter IC at location M3. This output from pin 8 of the inverter IC performed several functions:

It was fed around to pin 3 of the RASI* generator IC (74F64) at location K3, thus becoming a term of itself and latching RASI* true for a minimum RASI* time equal to delta 4 or delta 5 in duration, depending on the jumper settings of J9 and J10. This latching effect will guarantee minimum RASI* width in the case of a short-lived triggering event such as the pulse generated by the output of pin 13 of the 74F02 at location K4 when a REFRESH cycle is started.

This signal also allowed the WAIT STATE latch (location K2) clock to occur on the trailing edge of pSYNCB* at the 74F10 pin 12 at location Gl.

The leading (rising) edge of this signal CLOCKED pin 11 of the 74F74 at K2, latching its outputs in the state identifying this cycle as a MEMORY CYCLE and not a REFRESH CYCLE.

Now the conditions are set for ending the cycle in the following manner:

The delta 4 or delta 5 time-out occurs as described above, and the low-going signal from pin 11 of the 74F32 at H3 removes the qualifiers to all four sections of the input gates in the RASI* generator IC.

The inverted RASI* returns to a LOW as RASI* goes FALSE (high).

This signal goes to pin 4 of the AND gate at H3 (74F32) and since MSEL* is stll low until the delay line has a chance to propagate the now-high RASI* to delta 1, H3 pin 6 presents a low output.

Since a MEMORY CYCLE had been previously latched in the half of the flip-flop at K2 holding the cycle identification, one section of the 74F32 at L2 will now present a LOW on the output at pin 11.

This LOW signal will; (1) Reset both halves of the 74F74 at H2, resetting both RD and WR. (2) Reset the WAIT STATE latch at location K2.

4.1.4 REFRESH CYCLES

A 7555 TIMER IC at location Dl is set to run with a period near 15 microseconds. The rising edge of its output will clock a flip-flop in one-half of the IC at M2 and the subsequent stages in K1 and the other half of M2 ensure that the refresh cycle is synchronized to the S-100 bus.

The output of the last stage of the synchronizer on pin 5 of the 74F74 at M2, is fed to a gate of the 74F10 at location G1. If pSYNC is presently FALSE and MRQ* (discussed in section 4.1.3.3) also indicates that no memory cycle is in process, then the flipflop in one half of the IC at Kl is forced SET (via the preset input) forcing its output term REF* true (low).

The low-going signal REF* will cause a pulse into the 74F64 RASI* generating IC at K3, via the pulse-making network of R6, C6, and one gate of the 74F02 at location K4.

This pulse will self-latch as described in section 4.1.3.4, and generate the required RASI* for the REFRESH cycle.

The now low REF* signal also resets the three flip-flops in the synchronizer circuit and force-presets the WAIT STATE latch at K2 so that should the board be addressed and the S-100 status signals indicate a MEMORY type of operation, pin 72 on the S-100 bus (RDY) would be immediately pulled false (low), causing a WAIT condition on the bus.

The last task of the REF* signal is to tell the AM2964B via pin 25 that the current RASI* signal is associated with a REFRESH cycle, so that the RAM CONTROLLER IC will properly issue signals to the NMOS DYNAMIC RAM ICs for a REFRESH operation.

JI Right

2 3rd from left Junpled

Junger 50

J3 4 P

This page intentionally left blank.

J6 Kight J7 Left J8 deft

Memory	Size/	Address
--------	-------	---------

Jumper Setting

	omber perrud										
25	256K 512K			J12			J13				
FD0000	16,192K	F90000	15,936K	ตเม	Up	αU	qu	αIJ	αII	מנו	Πp
FE0000	16,256K	FA0000	16,000K	qU	-	Up	Up	_	_	Up	_
FF0000	16,320K	FB0000	16,064K	υp	Üρ	Up	_	ďρ	_	_	Up
000000	OK	FC0000	16,128K	qU	Up	υp	_	_	υp		Dn
010000	64K	FD0000	16,192K	qU	Ūρ	Up	_	_	_	Up	Up
020000	128K	FE0000	16,256K	υp	Up	Up	Up	_		_	Dn
030000	192K	FF0000	16,320K	qυ	Üρ	Ūρ	_	_		Dn	Uр
040000	256K	000000	0 K	υp	Up	Up	_	_		Dn	_
050000	320K	010000	64K	υp	ŪΡ	υp		Dn		υр	Uр
060000	384K	020000	128K	υp	Up	Up	Ūρ	Dn	υp	Ūρ	Dn
070000	448K	030000	192K	Up	Up	Up	Up	Dn	Up	Dn	Uр
080000	512K	040000	256K	Uр	Up	Up	Up	Dn	Uр	Dn	Dn
090000	576K	050000	320K	Uр	Ũр	Up	Uр	Dn	Dn	Up	Up
0A0000	640K	060000	384K	Цр	Up	Uр	Up	Dn		Uр	
0B0000	704K	070000	448K	Uр	Up	Uр	-			Dn	Uр
000000	768K	080000	512K	qU	Up	Uр	Uр	Dn		Dn	Dn
0D0000	832K	090000	576K	Цр	Up	Up		Uр	Up	Uр	Uр
0E0000	896K	0A0000	640K	qU	Uр	Uр		Uр	Uр	Uр	Dn
0F0000	960K	0B0000	704K	ДD	Up	ЦĎ		Up	Up	Dn	Up
100000	1,024K	000000	768K	qU	Ũр	Ūр		Up	-	Dn	
110000	1,088K	0D0000	·832K	qU	Uр	ЦÞ		Up.		_	Ūр
120000	1,152K	0E0000	896K	qU	Up	Uр		_	Dn	ŪР	Dn
130000	1,216K	0F0000	960K	qU	Up	_		_		Dn	υр
140000	1,280K	100000	1,024K	υp	Up	ФŪ		ŨР		Dn	
150000 160000	1,344K	110000	1,088K	qU	Up	Up		Dn	Up	Up	gu qu
170000	1,408K 1,472K	120000 130000	1,152K	qU	υp	Up	Dn	Dn	Up	Пр	Dn
180000	1,472K	140000	1,216K	qU ~U	ďρ	υp		Dn	Up	Dn	υp
190000	1,600K	150000	1,280K 1,344K	Up	Uр	qU		Dn Dn	qu	Dn	Dn:
1A0000	1,664K	160000	1,344K	qU qu	Up	Up		Dn	Dn Dn	qU qU	Up Dn
1B0000	1,728K	170000	1,472K	qU qU	υp	-	Dn		Dn	Dn	Up
100000	1,792K	180000	1,536K	qU qU	Up	Up			Dn	Dn	Dn
1D0000	1,856K	190000	1,600K	qU qu	Up	_			Up	Up	Up
1E0000	1,920K	1A0000	1,664K	qU		Dn					Dn
1F0000	1,984K	1B0000	1,728K		υp						
200000	2,048K	100000	1,792K		ďΣ						
210000	2,112K	1D0000	1,856K		Ūρ						
220000	2,176K	1E0000	1,920K		Up						
230000	2,240K	1F0000	1,984K		Ūρ						
240000	2,304K	200000	2,048K		υp						
250000	2,368K	210000	2,112K		Up						
260000	2,432K	220000	2,176K	Up	Up	Dn	Uр	Dn	Up	Up	Dn
270000	2,496K	230000	2,240K		Up						
280000	2,560K	240000	2,304K	ЧŪ	Ũр	Dn	Uр	Dn	Uр	Dn	Dn
290000	2,624K	250000	2,368K		Uр						
2A0000	2,688K	260000	2,432K		Up						
2B0000	2,752K	270000	2,496K	qU	Uр	Dn	Uр	Dn.	Dn	Dn	Uр

Up Dn Up Dn Dn Dn Up Up

Up Dn Up Dn Dn Dn Up Dn

BASE ADDRESS SWITCH TABLES

Memory Size/Address					Ju	npe	r Se	ett:	ing		
256	K	512	2K	J12					J1:	3	
2C0000	2,816K	280000	2,560K				_			Dn	
2D0000	2,880K	290000	2,624K	qU	_	Dn		_	ŨР	_	Ūр
2E0000	2,944K	2A0000	2,688K	Up	-		Dn	Uр	_	Ūр	Dn
2F0000	3,008K	2B0000	2,752K	qU 	-		Dn	qU		Dn	Uр
300000 310000	3,072K	200000	2,816K	υp	qU	Dn	Dn	Ũр	-	Dn	Dn
320000	3,136K 3,200K	2D0000 2E0000	2,880K 2,944K	Up	Up		Dn	_	Dn	Up	Uр
330000	3,264K	2F0000	3,008K	qU qu	Up			qU	Dn	Ωp	Dn
340000	3,328K	300000	3,000K	qÜ qU	Up Up		Dn Dn	_	Dn Dn	Dn Dn	Up Dn
350000	3,392K	310000	3,136K	υp	Up		Dn			Up	Up
360000	3,456K	320000	3,200K	Up	Up	Dn	Dn	Dn	-	Up	Dn
370000	3,520K	330000	3,264K	υp	Up		Dn		Up	Dn	Up
380000	3,584K	340000	3,328K	Up	Ūρ			Dn	Up	Dn	Dn
390000	3,648K	350000	3,392K	υp	ďΡ		Dn		Dn	Up	Uр
3A0000	3,712K	360000	3,456K	υp	Ūρ		Dn		Dn	Up	Dn
3B0000	3,776K	370000	3,520K	Ūρ	Ūρ	Dn	Dn	Dn	Dn	Dn	Uр
3C0000	3,840K	380000	3,584K	Up	Ũр	Dn	Dn	Dn	Dn	Dn	Dn
3D0000	3,904K	390000	3,648K	Up	Dn	Uр	Uр	Uр	Up	Uр	Up
3E0000	3,968K	3A0000	3,712K	ŨР	Dn	Uр	Up	Up	Up	Up	Dn
3F0000	4,032K	3B0000	3,776K	qU	Dn	Uр	Uр	Up	Up	Dn	Uр
400000	4,096K	3C0000	3,840K	Up	Dn	Uр	Uр	υр	Uр	Dn	Dn
410000	4,160K	3D0000	3,904K	Up	Dn	Ūр	Ūр	ŨР	Dn	ŨР	Up
420000	4,224K	3E0000	3,968K	Up	Dn	Up	ФŪ	Uр	Dn	Ūр	Dn
430000 440000	4,288K 4,352K	3F0000	4,032K	Up	Dn	Up	Up	Up	Dn	Dn	Ūр
450000	4,352K 4,416K	400000 410000	4,096K	Up	Dn	Up	Up	Up	Dn	Dn	Dn
460000	4,410K	420000	4,160K 4,224K	Up	Dn	Up	Up	Dn	Ųρ	υp	Up
470000	4,544K	430000	4,288K	qU qU	Dn Dn	Up Up	qU qU	Dn Dn	Up	qU	Dn
480000	4,608K	440000	4,352K	qū qū	Dn	υp	υp	Dn	qU qU	Dn Dn	Up Dn
490000	4,672K	450000	4,416K	QD QU	Dn	Up	Up	Dn	Dn	Up	Up
4A0000	4,736K	460000	4,480K	Up	Dn	Up	Up	Dn	Dn	Up	Dn
4B0000	4,800K	470000	4,544K	Up	Dn	Up	Üρ	Dn	Dn	Dn	Up
4C0000	4,864K	480000	4,608K	_	Dn	υp	Up			Dn	Dn
4D0000	4,928K	490000	4,672K	Űp	Dn	Ūρ	Dn	Ũр	Uр	Up	
4E0000	4,992K	4A0000	4,736K		Dn					Ūр	_
4F0000	5,056K	4B0000	4,800K							Dn	
500000	5,120K	4C0000	4,864K							Dn	
510000	5,184K	4D0000	4,928K							Ũр	
520000	5,248K	4E0000	4,992K							Ūр	
530000	5,312K	4F0000	5,056K							Dn	
540000 550000	5,376K	500000	5,120K							Dn	
560000	5,440K 5,504K	510000 520000	5,184K 5,248K							Up	
570000	5,568K	530000	5,248K 5,312K							Up Dn	
580000	5,632K	540000	5,312K	_		_			-	Dn	_
590000	5,696K	550000	5,376K	qu		υp			_		חת

590000

5A0000

5,760K

5,696K

550000

560000

5,440K

5,504K

Memory	Size	/Addr	000
DEMOLV	3125	/ AUUL	255

Jumper Setting

256	K	512K		J12				J13			
	7 - C	~~~~~~~~~									
5B0000	5,824K	570000	5,568K		Dn						_
5C0000	5,888K	580000	5,632K		Dn						
5D0000 5E0000	5,952K 6,016K	590000	5,696K	-	Dn		_	_	_	Up	Ũр
-5F0000	6,080K	5A0000 5B0000	5,760K 5,824K	_	Dn Dn		_	_	_	Up	Dn
600000	6,144K	5C0000	5,888K		Dn					Dn	Up
610000	6,208K	5D0000	5,952K		Dn					Up	
620000	6,272K	5E0000	6,016K		Dn					Up	_
630000	6,336K	5F0000	6,080K		Dn						
640000	6,400K	600000	6,144K		Dn						
650000	6,464K	610000	6,208K		Dn						
660000	6,528K	620000	6,272K		Dn						
670000 680000	6,592K 6,656K	630000 640000	6,336K 6,400K		Dn		_		_		_
690000	6,720K	650000	6,464K		Dn Dn						
6A0000	6,784K	660000	6,528K		Dn						
6B0000	6,848K	670000	6,592K		Dn						
60000	6,912K	680000	6,656K		Dn		-				_
6D0000	6,976K	690000	6,720K		Dn		_				
6E0000	7,040K	6A0000	6,784K	υp	Dn	Dn	Dn	Ūρ	υp	υp	Dn
6F0000	7,104K	6B0000	6,848K		Dn						
700000	7,168K	6C0000	6,912K		Dn						
710000	7,232K	6D0000	6,976K		Dn						
720000 730000	7,296K 7,360K	6E0000 6F0000	7,040K 7,104K	_	Dn			_		_	
740000	7,424K	700000	7,104K 7,168K		Dn Dn			_			_
750000	7,488K	710000	7,232K	_	Dn			_		Up	
760000	7,552K	720000	7,296K	_	Dn				_	ďρ	_
770000	7,616K	730000	7,360K	_	Dn				_	Dn	Up
780000	7,680K	740000	7,424K	_	Dn				_	Dn	Dn
790000	7,744K	750000	7,488K	Up	Dn	Dn	Dn	Dn	Dn	Uр	Uр
7A0000	7,808K	760000	7,552K	_	Dn					Uр	Dn
7B0000	7,872K	770000	7,616K	_	Dn						Up
7C0000 7D0000	7,936K	780000	7,680K	-	Dn						
7E0000	8,000K 8,064K	790000 7A0000	7,744K 7,808K		qU.						
7E0000	8,128K	7B0000	7,800K	Dn	qU qU		_	υp		_	Up
800000	8,192K	7C0000	7,936K	Ďπ	Up	Up	Up		Up		Dn
810000	8,256K	7D0000	8,000K	Dn	υp	Ūρ	Up	_	Dn	Up	Up
820000	8,320K	7E0000	8,064K	Dn	ΰp		υp	_	Dn	Up	Dn
830000	8,384K	7F0000	8,128K	Dn	Uр	Uр	Uр	Uр	Dn	Dn	Up
840000	8,448K	800000	8,192K	Dn	Up	Up	Uр	Uр	Dn	Dn	
850000	8,512K	810000	8,256K	Dn	Ūр	_	Uр	Dn	_	ŨР	Up
860000 870000	8,576K 8,640K	820000	8,320K	Dn	Up	Up	Up	Dn	Up	Ũр	Dn
880000	8,704K	830000 840000	8,384K 8,448K	Dn Dn	qU qU	Up	qU qu	Dn	qU	Dn Dn	
890000	8,768K	850000	8,512K		Up.						
	5,,501.		0,0141	D.11	J.	υp	٥Þ	111	D11	υĐ	υÞ

Memory Size/Address					Jump	per Se	ett:	ing		
25	6K	51	2K		J12			J 1:	3	
8A0000 8B0000	8,832K 8,896K	860000 870000	8,576K 8,640K	DN Dn	J qU	Jp Up Jp Up			-	
8C0000	8,960K	880000	8,704K	Dn	Up (Jp Up	Dn	Dn	Dn	Dn
8D0000	9,024K 9,088K	890000 8A0000	8,768K 8,832K	Dn Dn	_	Jp Dn Jp Dn	qU qU	qU qU	qU qU	Up Dn
8F0000	9,152K	8B0000	8,896K	Dn	-	Jp Dn	Up	Up	Dn	Up
900000	9,216K	8C0000	8,960K	Dn	_	Jp Dn	_	Up	Dn	Dn
910000	9,280K	8D0000	9,024K	Dn	_	Jp Dn	_	Dn	Uр	Up
920000	9,344K	8E0000	9,088K	Dn		Jp Dn	_	Dn	Up	Dn
930000 940000	9,408K 9,472K	8F0000 900000	9,152K 9,216K	Dn Dn	-	Jp Dn Jp Dn	qU qU	Dn Dn	Dn Dn	Up Dn
950000	9,536K	910000	9,210K	Dn	_	Jp Dn	_	Up	Up	Up
960000	9,600K	920000	9,344K	Dn	_	Jp Dn	Dn	Up	Up	Dn
970000	9,664K	930000	9,408K	Dn	_	Jp Dn	Dn	Ūρ	Dn	Uр
980000	9,728K	940000	9,472K	Dn	Up (Jp Dn	Dn	ύр	Dn	Dn
990000	9,792K	950000	9,536K	Dn	-	Jp Dn		Dn	Uр	Up
9A0000	9,856K	960000	9,600K	Dn	_	_		Dn	Up	Dn
9B0000 9C0000	9,920K 9,984K	970000 980000	9,664K 9,728K	Dn	_	Jp Dn Jp Dn	Dn	Dn Dn		υp
9D0000	10,048K	990000	9,792K	Dn Dn	_	op Up	ÜΡ	Up	Up	Up
9E0000	10,112K	9A0000	9,856K	Dn	_	on Up	Up	Up	Up	Dn
9F0000	10,176K	9B0000	9,920K	Dn	_	on Up	Up	Up	Dn	Up
A00000	10,240K	9C0000	9,984K	Dn	_	on Up	υp	Ūρ	Dn	Dn
A10000	10,304K	9D0000	10,048K	Dn	-	on Up	Up	Dn	Up	Uр
A20000	10,368K	9E0000	10,112K	Dn	Up [_	Uр	Dn	Uр	Dn
A30000	10,432K	9F0000	10,176K	Dn	-	On Up	ŨР	Dn	Dn	Ũр
A40000 A50000	10,496K 10,560K	A00000 A10000	10,240K 10,304K	Dn Dn		on Up	Up Dn	Dn Up	Up	Dn
A60000	10,624K	A20000	10,364K	Dn		on Up		υp	ďΡ	Up Dn
A70000	10,688K	A30000	10,432K	Dn	_	-		Up	Dn	Up
A80000	10,752K	A40000	10,496K	Dn	_			Ūρ	Dn	Dn
A90000	10,816K	A50000	10,560K	Dn	Up [on Up	Dn	Dn		Uр
AA0000	10,880K	A60000	10,624K		_	on Up			_	Dn
AB0000 AC0000	10,944K	A70000	10,688K			on Up				
AC0000 AD0000	11,008K 11,072K	A80000 A90000	10,752K 10,816K			on Up				Dn
AE0000	11,136K	AA0000	10,810K		_	on Dn	qU qU	Up Up	Up Up	Up Dn
AF0000	11,200K	AB0000	10,944K	Dn	_	on Dn	Up	Up	Dn	Up
B00000	11,264K	AC0000	11,008K		_	on Dn	Up	υp	Dn	Dn
B10000	11,328K	AD0000	11,072K	Dn	Up I	on Dn	Up	Dn	Uр	Uр
B20000	11,392K	AE0000	11,136K	Dn	_	on Dn	_	Dn	Uр	Dn
B30000	11,456K	AF0000	11,200K	Dn		on Dn	_		Dn	Uр
B40000 B50000	11,520K 11,584K	B00000 B10000	11,264K	Dn	-	on Dn	_		Dn	Dn
B60000	11,584K 11,648K	B20000	11,328K 11,392K	Dn Dn	-	On Dn	Dn	Up Up	qU qU	Up Dn
B70000	11,712K	B30000	11,456K		_	on Dn		_	Dn.	Up
B8000	11,776K	B40000	11,520K		_	on Dn		_		_
					_			_		

Memory	Size/Address	
--------	--------------	--

Jumper Setting

256K 512K		J12				J 13						
	20		3T	<i></i>		J 1.	۷ :		 AT3			
	B90000	11,840K	B50000	11,584K	Dn	Up	Dn	Dn	Dn	Dn	Uр	Uр
	BA0000	11,904K	B60000	11,648K	Dn	Up	Dn	Dn	Dn	Dn	Uр	Dn
	BB0000	11,968K	B70000	11,712K	Dn	_	Dn			Dn	Dn	Uр
	BC0000	12,032K	B80000	11,776K	Dn	-			Dn		Dn	Dn
	BD0000	12,096K	B90000	11,840K	Dn		Uр	Uр	Up	Uр	Uр	Uр
	BE0000	12,160K	BA0000	11,904K	Dn		ŨР	Ūρ	ФŪ	ФŪ	Ũр	Dn
	BF0000	12,224K	BB0000	11,968K	Dn		Up	Up	_	Uр	Dn	Ũр
	C00000 C10000	12,288K 12,352K	BC0000 BD0000	12,032K	Dn		υp	Up	Up		Dn	Dn
	C20000	12,332K 12,416K	BE0000	12,096K 12,160K	Dn Dn		Up	ÜΡ	Up	Dn	υp	Ωp
	C30000	12,480K	BF0000	12,224K	Dn		Up Up	Up Up	Up Up	Dn Dn	Up Dn	Up
	C40000	12,544K	C00000	12,288K		Dn	Up	Up	Up	Dn	Dn	-
	C50000	12,608K	C10000	12,352K		Dn	Up	Up	Dn	Up	Up	Up
	C60000	12,672K	C20000	12,416K	Dn		Ūρ	Up	Dn	_	Up	Dn
	C70000	12,736K	C30000	12,480K	Dn	Dn	Up	Up	Dn	Up	Dn	Ūр
	C80000	12,800K	C40000	12,544K	Dn	Dn	υp	υp	Dn	υp	Dn	Dn
	C90000	12,864K	C50000	12,608K	Dn	Dn	Up	υp	Dn	Dn	Uр	Up
	CA0000	12,928K	C60000	12,672K	Dn	Dn	Uр	Uр	Dn	Dn	Uр	Dn
	CB0000	12,992K	C70000	12,736K	Dn	Dn	Uр	Uр	Dn	Dn	Dn	Up
	CC0000	13,056K	C80000	12,800K	Dn		ЦĎ	Uр	Dn	Dn	Dn	Dn
	CD0000	13,120K	C90000	12,864K	Dn		Up	Dn	Uр	Uр	Up	Uр
	CE0000	13,184K	CA0000	12,928K	Dn		ДÞ	Dn	Ūр	ЦÞ	Ũр	Dn
	CF0000	13,248K	CB0000	12,992K	Dn		Up	Dn	Uр	Up	Dn	Ūр
	D00000 D10000	13,312K 13,376K	CC0000 CD0000	13,056K	Dn		Up	Dn	Up	Up	Dn	Dn
	D20000	13,440K	CE0000	13,120K 13,184K	Dn Dn		qU	Dn	Up	Dn	ďρ	υp
	D30000	13,504K	CF0000	13,184K	Dn		qU qU	Dn Dn	Up Up	Dn Dn	Up Dn	Dn Up
	D40000	13,568K	D00000	13,312K	Dn		Up	Dn	gp	Dn	Dn	Dn
	D50000	13,632K	D10000	13,376K	Dn		Up	Dn	Dn	Up	Up	Up
	D60000	13,696K	D20000	13,440K	Dn		υp	Dn	Dn	Up	Up	Dn
	D70000	13,760K	D30000	13,504K	Dn		Up	Dn	Dn	Up	Dn	Up
	D80000	13,824K	D40000	13,568K	Dn	Dn	Uр	Dn	Dn	Up	Dn	Dn
	D90000	13,888K	D50000	13,632K	Dn	Dn	Up	Dn	Dn	Dn	Up	Uр
	DA0000	13,952K	D60000	13,696K	Dn		Up		Dn	Dn	Uр	Dn
	DB0000	14,016K	D70000	13,760K	Dn	Dn	Uр	Dn	Dn	Dn	Dn	Uр
	DC0000	14,080K	D80000	13,824K		Dn	_					
	DD0000	14,144K	D90000	13,888K		Dn			Up	_	ŨР	
	DE0000	14,208K	DA0000	13,952K		Dn			Up	Uр	Up	Dn
	DF0000 E00000	14,272K 14,336K	DB0000 DC0000	14,016K 14,080K		Dn				_		Uр
	E10000	14,400K	DD0000	14,000K		Dn Dn		_		Up Dn		Dn
	E20000	14,464K	DE0000	14,208K		Dn		_		Dn		Up Dn
	E30000	14,528K	DF0000	14,272K		Dn				Dn		
	E40000	14,592K	E00000	14,336K		Dn		_		Dn		Dn
	E50000	14,656K	E10000	14,400K		Dn		_		Up		Up
	E60000	14,720K	E20000	14,464K		Dn			Dn	_	Up	Dn
	E70000	14,784K	E30000	14,528K	Dn	Dn	Dn	υp				

Jumper S	Setting
----------	---------

256K		512K			J12				J 13				
E80000	14,848K	E40000	14,592K		Dn	Dn	Dn	Up	Dn	υp	Dn	Dn	
E90000	14,912K	E50000	14,656K		Dn		Dn		Dn		Uр	Up	
EA0000	14,976K	E60000	14,720K		Dn	Dn	Dn	Up	Dn	Dn	Up	Dn	
EB0000	15,040K	E70000	14,784K		Dn	Dn	Dn	Up	Dn	Dn	Dn	Uр	
EC0000	15,104K	E80000	14,848K		Dn	Dn	Dn	Up	Dn	Dn	Dn	Dn	
ED0000	15,168K	E90000	14,912K		Dn	Dn	Dn	Dn	Ũр	Uр	Uр	Uр	
EE0000	15,232K	EA0000	14,976K		Dn	Dn	Dn	Dn	Uр	Up	Ũр	Dn	
EF0000	15,296K	EB0000	15,040K		Dn	Dn	Dn	Dn	Uр	Uр	Dn	Up	
F00000	15,360K	EC0000	15,104K	•	Dn	Dn	Dn		Uр		Dn	Dn	
F10000	15,424K	ED0000	15,168K		Dn		Dn	Dn	Uр		Up	Uр	
F20000	15,488K	EE0000	15,232K		Dn	Dn	Dn	Dn	-		Up	Dn	
F30000	15,552K	EF0000	15,296К		Dn		Dn	Dn			Dn	Uр	
F40000	15,616K	F00000	15,360K		Dn			Dn	_		Dn	Dn	
F50000	15,680K	F10000	15,424K		Dn			Dn		_	Uр	Up	
F60000	15,744K	F20000	15,488K		Dn			Dn		Uр	Uр	Dn	
F70000	15,808K	F30000	15,552K		Dn	Dn	Dn	Dn	Dn	-	Dn	Uр	
F80000	15,872K	F40000	15,616K		Dn	Dn	Dn	Dn	Dπ	Uр	Dn	Dn	
F90000	15,936K	F50000	15,680K		Dn	Dn	Dn	Dn	Dn	Dn	Ũр	Up	
FA0000	16,000K	F60000	15,744K		Dn	Dn	Dn	Dn	Dn	Dn	Uр	Dn	
FB0000	16,064K	F70000	15,808K		Dn	Dn	Dn	Dn	Dn	Dn	Dn	Uр	
FC0000	16,128K	F80000	15,872K		Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	

TECHNICAL DISCUSSION OF SPECIFICATIONS

APPENDIX B - DISCUSSION OF ENGINEERING SPECIFICATIONS

MSR Series Access Time Specification.


With 120 ns RAMS installed, the access time is typically 120 to 125 nanoseconds measured at the bus. Worst case access time is 166 nanoseconds over the entire 0 to 70 degree centigrade temperature range using a 4.75 to 5.25 volt power range after regulation. Cycle time is less than 290 ns, allowing full speed operation in high speed environments.


It should be mentioned that most manufacturers use their typical-case figures for advertising purposes. In many respects this is an indication of how you may expect a memory board to perform. It does not, however, tell the entire story.


The MSR's typical-case values are derived from observing the worst case times in a large sample of production boards exposed to various environments. The absolute worst-case values given above are calculated using the worst-case figures supplied by the IC manufacturers. These figures are guaranteed values for extreme cases (ie: low voltage, high temperatures and board designs with a high fan out on every device). In other words, the maximum values presented for the MSR are extremely conservative.

TECHNICAL DISCUSSION OF SPECIFICATIONS

This page intentionally left blank.







512K DYNAMIC MEMORY BOARD FOR THE S-100 BUS

DESIGNED: HOWARD OGLE

V1.0 07 NOV84

DRAWN: C. R. BRYAN III

SHEET 1 of 2

